

RL-TR-92-11 Final Technical Report February 1992



ADVANCED TECHNOLOGY COMPONENT DERATING

Westinghouse Electronic Systems Group

Timothy A. Jennings



APPROVED FOR PUBLI > RELEASE; DISTRIBUTION UNLIMITED.

92-19900

Rome Laboratory Air Force Systems Command Griffiss Air Force Base, NY 13441-5700



This report has been reviewed by the Rome Laboratory Public Affairs Office (PA) and is releasable to the National Technical Information Service (NTIS). At NTIS it will be releasable to the general public, including foreign nations.

RL-TR-92-11 has been reviewed and is approved for publication.

APPROVED;

Junothy J. Wonovan

TIMOTHY J. DONOVAN Project Engineer

FOR THE COMMANDER:

John J. Bart

JOHN J. BART, Chief Scientist Reliability Sciences

If your address has changed or if you wish to be removed from the Rome Laboratory mailing list, or if the addressee is no longer employed by your organization, please notify RL(ERSR) Griffiss AFB, NY 13441-5700. This will assist us in maintaining a current mailing list.

Do not return copies of this report unless contractual obligations or notices on a specific document require that it be returned.

REPORT DOG	CUMENTATIO	ON PAG	E	orm Approved DMB No. 0704-0188		
Public reporting burden for this collection of information gathering and maintaining this data needed, and comp collection of information, including augustions (crised Davis Highway, Subis 1204, Mington; VA 22202-4302,	In its estimated to everage 1 hour per nead deting and reviewing the collector of infor Sucing the Jourden, to Washington Heedqu and to the Office of Managament and Bud	nee, including the time for nation. Send comments r erture Services, Directoret ger, Peperwork Rectuation	r reviewing instruction againsting this burde as for information O h Project (0704-0188	one, searching existing data sources, in estimate or any other espect of this penations and Reports, 12(5) Jefferson R, Weshington, DC 20503,		
I. AGENCY USE ONLY (Leave Blank) 2. REPORT DATE February 1992. 7				EPORT TYPE AND DATES COVERED inal Jun 89 - Sep 91		
4, TITLE AND SUBTITLE ADVANCED TECHNOLOGY COMPO	NENT DERATING	- <u></u>	5. FUNDING C - F3 PE - 62	30602-89-C-0095 2702F		
6 AUTHOR(S) Timothy A. Jennings			$\begin{array}{c} \mathbf{PR} = 22 \\ \mathbf{TA} = 02 \\ \mathbf{WU} = 40 \end{array}$	338 2 3		
7. PERFORMING ORGANIZATION NAME Westinghouse Electronic S Friendship Site Bom 746 Baltimore MD 21203	(S) AND ADDRESS(ES) Systems Group		& PERFOR REPOR	MING ORGANIZATION TNUMBER		
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) Rome Laboratory (ERSR) Griffiss AFB NY 1344L-5700 10. SPONSORING/MONITOHING AGENCY REPORT NUMBER RL-TR-92-11						
Rome Laboratory Project H	Engineer: Timothy J.	Donovan/ERS	R/(315) 3:	30-2608		
12a DISTRIBUTION/AVAILABILITY STAT Approved for public relea	EMENT Ase; distribution unl	imited.	12b. DISTR	IBUTION CODE		
13. ABSTRACT (Mediture 200 words) This report has been prop the derating criteria of criteria from AFSC Pamphi literature searches and t in RADC-TR-90-72. The de Microprocessor, PROM, Poo Packages, Photo Diodes, I Diodes, LED, Hybrid Depos devices. The results of range of AFSC Pamphlet 80 AFSC Pamphlet 800-27 for electronics systems yield	cared to summarize the advanced technology Let 800-27 and the de- the use of advanced t evices that were inve- wer Transistors, PP P Photo Transistors, Op sited Film Resistors, the study are additi D0-27. These data wi use by government and hing increased safety	e technical components. velopment of echnology pr stigated wer ulse Transis to-Electroni Chip Resist onal deratin 11 be transi d contractor margins and	study per: The study new crite ediction net e: VHSIC tors, RF 1 c Coupler: ors and Ca g criteria tioned fr personne improved	formed to determine y covered existing eria based on data, methods developed , ASIC, MIMIC, Multi-Transistor s, Injection Laser apacitors and SAW a that extend the om the report to l in derating system reliability.		
14.SUBJECT TERMS Reliability, VHSIC, Gali Derating	um Arsenide (GaAs), I	Failure Rate,		15 NUMBER OF PAGES 198 16 PRICE CODE		
17. SECURITY CLASSIFICATION OF REPORT UNCLASSIFIED	A SECURITY CLASSIFICATION OF THIS PAGE UNCLASSIFIED	19. SECURITY CL OF ABSTRACT UNCLASSIT	ASSIFICATION	20. LIMITATION OF ABSTRACT		
14314 /340-01-220-2300				Standard Form 298 (Rev. 2-89) Prescribed by ANSI Std. 239-11 299-102		

.

TABLE OF CONTENTS

		Ē	<u>AGE</u>
1.0	EXECUTIVE SUMMARY		1
1.1	Objective		1
1.2	2 Background		
1.3	Approach		3
1.4	List of Acronyms		10
2.0	REPORT ORGANIZATION		11
3.0	ADVANCED TECHNOLOGY COMPONENT I	DERAYING	12
4.0	MICROCIE/CUIT DERATING CUIDELINE	2S	26
4.1	ASIC/VHSIC Microcircuits		34
4.2	Microprocessor Microcizcuits		58
4.5	PROM Microcircuits		75
4.4	Application Notes		87
5.0	MIMIC DERATING GUIDEL DATES		89
6.0	POWER TRANSISTOR DURAD ING GUIDE	LINES	97
6.1	Silicon Transistors		97
6.2	GaAs Transistors		105
6.3	MOSFFITS		114
6.4	Application Notes		117
7.0	RF TRANSISTOR DERAFORS GUIDELIN	ÆS	119
0.3	OPIO-ELECTRONIC DEVICE DEVATING	GUIDELINES	127
9.0	PASSIVE COMPONENT DERATING GUID	ELINES	131
1.0.0	SAW DERATING GJIDELINES		135
11.0	DERATING VERIFICATION		138
12.0	ALTERNATE APPRCACH TO STRESS DE	RATING	143
13.0	SUMMARY		149
14.0 BIBLIOGRAPHY			151
		Accesion For	1
Appendix A	DERATING GUIDELINES SUMMARY	NTIS CRA&I	1
Appendix B SOFTWARE PROGRAMS			
		Justification	
		By	-
		Dist.ibution/	·
		Availability Codes	-

i

DIIC OFALTY TIME CLED I

Avail 2 all or Special

Dist

1

•

Ĵ

LIST OF ILLUSTRATIONS

÷

5

FICU	RE	PAGE
3-1	Flowchart of Technical Approac'	14
4-1	Cl Factor for MOC Digital Microcircuits	36
4-2	Cl Factor for Bipolar Digital Microcircuits	37
4-3	Cl Factor for MOS and Bipolar Linear Microcircuits	38
4-4	Package Pin Count for MOS Digital Microcircuits	39
4-5	Package Pin Count for Bipolar Digital Microcircuits	40
4-6	Package Pin Count for MOS and Bipolar Linear Microcircuits	41
4-7	Transistor Gate Area for MOS Digital and Linear Microcircuits	42
4-8	Dielectric Thickness for MOS Digital and Linear Microcircuits	43
4-9	Junction Temperature Derating for MOS Digital ASIC/VHSIC	44
4-10	Supply Voltage Derating for MCS Digital ASIC/VHSIC	45
4-11	Junction Temperature Derating for MOS/Bipolar Linear ASIC/VHSIC	46
4- 12	Supply Voltage Derating for MOS Linear ASIC/VHSIC	47
4-13	Junction Temperature Derating for Bipolar Digital ASIC/VHSIC	48
4-14	Criticality Level I SOA for MOS Digital ASIC/VHSIC	55
4-15	Criticality Level II SOA for MOS Digital ASIC/VHSIC	56
41 6	Criticality Level III SOA for MOS Digital ASIC/VHSIC	57
4-17	Transistor Gate Area for MOS Digital Microprocessors	61
4–18	Dielectric Thickness for MOS Digital Microprocessors	62
4-19	Junction Temperature Derating for 8-Bit MCS Digital	
	Microprocessors	63
4-20	Supply Voltage Derating for 8-Bit MOS Digital Microprocessors	64
4-21	Junction Temperature Derating for 16-Bit MOS Digital	
	Microprocessors	65
4-22	Supply Voltage Derating for 16-Bit MOS Digital Microprocessors	66
4-23	Junction Temperature Derating for 32-Bit MOS Digital	
	Microprocessors	67
4-24	Supply Voltage Derating for 32-Bit MOS Digital Microprocessors	68

ii

Downloaded from http://www.everyspec.com

LIST OF ILLUSTRATIONS (continued)

FIGJRE

Sec. 5.

4-25	Junction Temperature Derating for 8-Bit Bipolar Microprocessors	69
4-26	Junction Temperature Derating for 16-Bit Bipolar Microprocessors	70
4-27	Junction Temperature Derating for 32-Bit Bipolar Microprocessors	71
4-28	C1 Factor for MOS PROMS	76
4-29	Cl Factor for Bipolar PROMs	7 7
4-30	Dielecuric Thickness for MOS PROMs	79
4-31	Supply Voltage Derating for MOS PROMs Excluding EEPROMs	80
4-32	Supply Voltage Derating for EEPROMs	81
4-33	Write Cycle Derating for EEPROMs	82
4-34	Maximum Current Density for Microcircuits	88
5-1	MIMIC Failure Rate	53
5-2	MIMIC Probability of Success at 19,000 Hours	94
6-1	Typical Power Transistor SOA	99
62	Lifetest Results for GaAs Power MESFETs	109
6-3	GaAs Power MESFET Lifetime Prediction	110
6-4	On-Off Cycling Limits for Power/RF Pulse Transistors	`118
7-1	Catastrophic Damage in an RF Multitransistor Package	121
7-2	Assembly Problem Resulting in Thermal Runaway	121
12-1	$P_s = 0.9990$ SOAs for MOS Digital ASIC/VHSIC	146
12-2	$P_s = 0.9900$ SOAs for MOS Digital ASIC/VHSIC	147
12-3	$P_s = 0.9000$ SOAs for MOS Digital ASIC/VHSIC	148
A-1	On-Off Cycling Limits for Power/RF Pulse Transistors	A-13

LIST OF TABLES

<u>TABL</u>	<u>2</u>	PAGE
1-1	Farts List.	1
3-1	Derating Criteria Approach	15
3-2	Reliability Models and Derating Guidelines Used In Developing	
	Maximum Failure Rates	16
3-3	Maximum Failure Rates for Each Criticality Level	17
3-4	MOS Digital ASIC Reliability Model Factors at Derated Values	18
3~5	Reliability Model Factors and Derated Values for ASIC/VHSIC,	
	Microprocessors and PROMs	19
3-6	Reliability Model Factors and Derated Values for Silicon	
	Bipolar Power Transistors	23
3-7	Government/Military/Industry Stress Derating Guideline Titles	25
4-1	Attributes and Parameters of Microcircuit Model Factors	28
4-2	ASIC/VHSIC Device/Stress-Specific Attributes	34
4-3	ASIC/VHSIC MOS Digital Microcircuits Guidelines	50
4-4	ASIC/VHSIC Bipolar Digital Microcircuits Guidelines	51
4-5	ASIC/VHSIC MOS Linear Microcircuits Guidelines	52
4-6	ASIC/VASIC Bipolar Digital Microcircuits Guidelines	53
4- 7	ASIC/VHSIC Stress Dorating Criteria	54
4-8	Microprocessor Device/Stress-Specific Attributes	58
4-9	MOS Microprocessor Guidelines	72
4-10	Bipolar Microprocessor Guidelines	73
4-7.1	Microprocessor Stress Derating Criteria	74
4-12	PROM Device/Stress-Specific Attributes	75
4-13	MUS PROM Guidelines	83
414	Bipolar PRCM Guidelines	84
4 - 15	PROM Stress Derating Criteria	86

iv

LIST OF TABLES (continued)

<u>TABL</u>	E	PAGE
5-1	Attributes and Parameters of MIMIC Model Factors	91
5-2	MIMIC Device/Stress-Specific Attributes	92
5-3	MIMIC Stress Derating Criteria	95
6-1	Attributes and Parameters of Silicon Bipolar Power Transistor	
	Model Factors	101
62	Silicon Bipolar Power Transistor Stress-Specific Attributes	102
6-3	Silicon Bipolar Power Transistor Guidelines	103
6-4	Silicon Bipolar Power Transistor Stress Derating Criteria	104
6-5	Gaas Power MESFET Lifetest Data	106
6–6	GaAs Power Transistor Guidelines	112
6–7	GaAs Power Transistor Stress Derating Criteria	113
68	Power MOSFET Transistor Guidelines	115
6-9	Power MOSFET Stress Derating Criteria	116
7-1	Silicon Bipolar RF Pulse Transistor Guidelines	123
7-2	GaAs RF Pulse Transistor Guidelines	124
7-3	RF Pulse Transistor Stress Derating Criteria	125
8-1	Opto-electronic Device Guidelines	128
82	Opto-electronic Device Stress Derating Criteria	129
9-1	Passive Device Guidelines	132
9–2	Passive Device Stress Derating Criteria	133
10-1	SAW Guidelines	136
10-2	SAW Stress Derating Criteria	137
11-1	Stress Derating Assessment for Level II Criticality	139
11-2	Maximum Failure Rates for Criticality Level II	140

v

1.0 EXECUTIVE SUMMARY

1.1 OBJECTIVE

The objective of this effort was to develop and publish new derating criteria so that the reliability of new upcoming and modified designs will be enhanced. Stress derating parameters were needed for advanced components such as VHSIC (very high speed incegrated circuits), MIMIC (microwave/millimeter wave monolithic integrated circuits), GaAs FET (gallium arsenide field effect transistor), and photonic devices since the current standards were lacking guidance. The new standards will be used by hardware design contractors and will serve as the basis for an update of AFSC Pamphlet 800-27, "Part Derating Guidelines." The complete parts list for which updated stress derating criteria was to be developed is shown in table 1-1.

Table 1-1 Parts List

VHSIC ASIC MIMIC Microprocessor PROM - ultra-violet erasable - electrically erasable - electrically alterable - avalanche induced migration Power Transistor - silicon - GaAs - MUSTET	RF Pulse Transistor RF Multi-transistor Package Photo Transistor Photo Dicde Opto-electronic Coupler Injection Laser Diode IED Hybrid Deposited Film Resistor Chip Resistor Chip Capacitor SAW
---	--

1.2 BACKGROUND

Part stress derating has long been established as an important element in enhancing system reliability. Derating is generally defined as the practice of limiting electrical, thermal and mechanical stresses on parts to levels below their specified or proven capabilities in order to provide a safety margin for operation and to improve system reliability. Most contractors have developed their own internal derating practices, but until recently, the DoD (Department of Defense) had no standard practices. RL recognized the need for standardizing this area. This standardization will provide guidance to those contractors without their own policies, indicate a means for invoking contractual derating requirements and create a benchmark against which other derating methods may be evaluated.

In keeping with the cost effective tailoring approach to reliability as defined in MIL-STD-785, "Reliability Programs for Systems and Equipment Development and Production," Boeing Aerospace (Seattle, WA) under contract to RL, divided derating criteria into three different criticality levels. The three level derating approach provides a means of tailoring as a function of mission criticality and severity of the end use environment. RL adapted the results of this study in the publication of AFSC Pamphlet 800-27, "Part Derating Guidelines." Further work on derating was performed by Martin Marietta (Orlando, FL) under contract to RL, which included development of an integrated circuit thermal measurement technique to verify derating. Both of these efforts precluded the development of deruting factors for new parts designed since the studic- were conducted.

While under contract to RL, Westinghouse rece. Iy completed the "Reliability Analysis/Assessment of Advanced Technology" (RA/AAT) study¹ with the intent of updating the microcircuit section of MIL-HDBK-217. With the availability of the stress-failure relationships developed as part of that study, as well as close working relationships with their suppliers and available field failure data, Westinghouse was selected to conduct this "Advanced Technology Component Derating" study.

1.3 APPROACH

Stress derating c_i advanced technology components is a critical step in the design of ϵ lectronic systems which employ these components. Only by the increased lifetime advantage offered by stress derating can the system reliability requirement be realized when using advanced technology components in the system designer's intended application.

It was the intent of the authors of the revised AFSC Pamphlet 800-27 to maintain the spirit of the current version of the Pamphlet (hereafter referred to as "the Guidelines") and, at the same time, minimize unnecessary constraints placed on the designers of electronic systems by the derating criteria. These unnecessary constraints result from the application of generalized derating criteria intended to encompass all components within a specific component style in order to keep the quidelines simplified. It was believed that, unless the designer can employ derating criteria in his design with minimum difficulty, he will be reluctant to take the time necessary to apply the derating criteria properly. In this day of Total Quality, process streamlining and high speed design workstations, the designer is motivated to be proactive in all areas affecting his design. Therefore, in the formulation of the new stress derating criteria, a change in the derating criteria format is presented (for microcircuits), with the thought that the designer should, and would, know more about the components with which he was designing, and be more likely to design an optimum, reliable system by applying the appropriate stress derating criteria. The need for the change in the stress derating criteria format was a direct result of the logical approach taken to update the stress derating criteria, and the structure of the reliability models that describe the relationships between applied stresses and component failures.

It is recognized that the stress derating criteria outlined in the Guidelines is, by definition, a description of the maximum allowed stresses that may be applied to a component according to a specified mission

criticality level. It is also recognized that these maximum stresses result in a maximum component failure rate predicted by accepted reliability models. It is noted here that, at the time the current version of the Guidelines was released, the accepted reliability models were included in MIL-HDBK-217D Notice 1. Therefore, the authors of the current version of the Guidelines considered the maximum component failure rates, calculated using the reliability models of MIL-HDBK-217D Notice 1 and the maximum stress derating criteria outlined in the current version of the Guidelines, acceptable for a specified criticality level. A logical approach to updating this stress derating criteria would be to first calculate these acceptable maximum component failure rates at each criticality level. Then, the stress-failure relationships outlined in updated reliability models, such as those included in MIL-HDBX-217E Notice 1 and the RA/AAT study, may be evaluated such that new maximum stresses that result in these same maximum failure rates may be identified. These maximum stresses become the undated stress derating criteria.

This approach to updating the stress derating criteria has (at least) three benefits. First, the stress trade-offs performed to derive the new maximum stresses by evaluating the updated reliability models will identify the "sensitive" derating parameters in the model that, when varied, result in the largest changes in expected failure rate. Second, the approach provides a framework from which derating results can be easily communicated. That is, the concept of how changes in "failure rate" affect design reliability is more commonly understood among system designers and reliability engineers than how changes in "percent of rated value" affect design reliability. Third, the approach provides a basis for evolving the stress derating criteria into a "continuous" function of criticality rather than the currently accepted three levels of criticality. This benefit is expanded upon in a section near the end of this report.

This stress derating approach was applied to several classes of components. The approach was first successfully applied to microcircuits. Having just completed the Reliability Analysis/Assessment of Advanced

Technologies (RA/AAT) study, Westinghouse was intimately aware of those stress factors which directly influence the reliability of advanced technology microcircuits. From a study of the RA/AAT results, it was observed that microcircuit complexity was a "sensitive" derating parameter. Because of the impact that the complexity of the microcircuit has on its failure rate, part of the updated stress derating criteria was generated as simple one variable equations. The variable, of course, was complexity. For example, in the development of the stress derating criteria for MOS Digital ASIC/VHSIC components, the supply voltage derating criteria for criticality level I has the form

Supply Voltage = 129 / (G ** 0.320) volts

where G is the number of gates in the microtircuit. In some instances, the calculated derated stress was virtually independent of complexity. In that case, a constant derating value was substituted for the derating equation. Also, if the calculated derated stress was outside the region of validity of the reliability model, the value of the maximum stress identified in the model was substituted for the derating equation. For example, the maximum junction temperatures allowed for MOS Digital ASIC/VHSIC level III components, although dependent upon complexity, are above the junction temperatures recorded in the reliability data used in the development of the reliability model. Since 125 deg C was the maximum junction temperature identified in the reliability data, the maximum temperature of 125 deg C is substituted for the devating equation.

Other microcircuit derating parameters were not explicitly identified in the reliability models. These parameters, such as fanout and frequency, were considered design and application attributes which influenced the database from which the reliability models were developed. Therefore, the updated stress derating criteria for these parameters were developed from reviews of the literature, supplier information and other pertinent stress derating guidelines.

5

;

A similar stress derating method was used for silicon bipolar power transistors. Although the MIL-HDBK-217D Notice 1 reliability model for silicon bipolar power transistors was significantly different from the MIL-HDBK-217E Notice 1 reliability model, the approach used in the development of the microcircuit derating criteria could be applied co silicon bipolar power transistors. The difference between the microcircuit approach and the silicon bipolar power transistor approach was that the derating criteria for the power transistor was developed with equal weight applied to the stresses identified in the reliability model of MIL-HDBK-217E Notice 1. That is, the voltage derating and temperature derating for criticality level I must both be 65% of maximum rating so that the failure rate calculated using MIL-HDBK-217E Notice 1 would equal the failure rate calculated using MIL-HDBK-217D Notice 1 (4 FITS). The temperature derating was then transformed into temperature units with a value of 95 deg C (based on a 150 deg C maximum rating). For further details on this calculation, see section 6.1 on page 102.

Since reliability models for silicon power MOSFETs and GaAs power transistors were not available at the time the current version of the Guidelines were published, different approaches were taken to develop stress derating criteria for these devices.

For power MOSFETs, the stress derating criteria was developed by a thorough review of the literature and supplier surveys, and consensus of both military and industry stress derating guidelines. It was deter, ined that the currently accepted derating policies are adequate in providing the margins of safety and success needed in the intended application.

The stress derating approach for GaAs power transistors was to collect reliability data, develop a stress-failure model and, assuming a maximum failure rate for each criticality level (provided by RL), calculate the winnum stresses allowed. This effort resulted in maximum channel temperatures of 85, 100 and 125 deg C for criticality levels I, II and III, respectively.

With the exception that a reliability model was developed on the RA/AAT study, the stress derating approach for GaAs MIMICs was similar to the approach for GaAs power transistors. The maximum channel temperatures for MIMIC devices were calculated to be 90, 130 and 150 deg C for criticality levels I, II and III, respectively.

It is noted here that, with the exception of the application notes, the silicon and GaAs RF pulse transistors are derated similarly to the silicon and GaAs power transistors since both silicon and GaAs RF pulse transistors must be able to dissipate as much power in pulse mode as the silicon and GaAs power transistors dissipate in continuous mode. GaAs power transistors (power MESFETS) are often used in RF pulse applications

Opto-electronic components presented a different challenge in developing updatea stress derating guidelines. The differences between the reliability models of MIL-HDBK-217D Notice 1 and MIL-HDBK-217E Notice 1 resulted in up to several orders of magnitude difference in (improved) predicted failure rates. The quality factor had changed 2400% to 7000%, and the PiT factor of MIL-HDBK-217E Notice 1 utilizes an activation energy of approximately one third of the activation energy used in MIL-HDBK-217D Notice 1. The use of the silicon bipolar power transistor approach to stress derating would have resulted in virtually no stress derating required to meet the failurs rates that were considered acceptable at the time the current version of the Guidelines was released. As an alternative approach, the development of updated "acceptable" failure rates for the three criticality levels was considered. The failure rates that can be obtained by applying currently accepted derating guidelines to the reliability models were deemed to be as "acceptable" as any other values chosen. Therefore, without having to do the failure rate calculations and the reverse stress analysis, the currently accepted guidelines become the updated stress derating criteria. A consensus of both military and industry stress derating guidelines was used in the development of this criteria.

There was apparently no change in the reliability models since MIL-HDBK-217D Notice 1 for the passive components evaluated, namely thick and thin film resistors, chip capacitors and SAW devices, and therefore only a consensus of military and industry guidelines was again used in the development of the stress derating criteria for these components.

To check if the expected results of applying stress derating crite. ia to the components identified in table 1-1 were obtained, a failure rate analysis was performed on available field failure data. The analysis was performed on field failure data provided by failure databases from the ANVARG-66 and ANVAPG-68 radar programs and the ALQ-131 radar jammer program during the sorties flown in the 1988 and 1989 time period. It was discovered that the failure rates for PROM devices, power transistors, RF transistors, opto-couplers, LEDs and thin film chip resistors were close to or below the failure rate that would be expected when applying the stress derating criteria outlined in the current version of the Guidelines. Only thick film resistors and ceramic chip capacitors experienced failure rates significantly above expected failure rates. The most likely reason for this discrepancy is that these components often get removed as part of the rework for the suspected failure of another component. Since failure analyses are typically not performed on most of the components removed from systems, it is quite possible that some of the "failed" components are not truly failed. The calculated failure rates in this analysis would therefore be inflated. The results of this verification analysis are, in either case, most encouraging.

At the completion of this study, one concern is still left unresolved. The concern is that the designer is "locked in." to a level of derating criteria based on mission type of the whole system (SF, AUF or GF, for example) rather than the true component or board criticality. This concern prompted the authors of this study to include a section near the end of this report which outlines an alternate approach to implementing stress derating guideli es. The intent of this approach was to justify the reasonableness of imposing criticality level I guidelines on a criticality

Level III mission design, and vice versa, depending as much upon system architecture as the safety and success of the mission. The possibility of evolving stress derating criteria into a "continuous" function of criticality is evaluated.

1.4 LIST OF ACRONYMS

ź

The following is a list of the acronyms used in this report.

AFSC	- Air Force Systems Command
APD	- Avalanche Photo Dicde
ASIC	- Application Specific Integrated Circuit
ATCD	- Advanced Technology Component Derating
CTR	- Current Transfer Ratio
EEPROM	- Electrically Erasable Programmable Read-Only Memory
EM	- Electromigration
ESD	- Electrostatic Discharge
ev	- Electron Volt
FET	- Field Effect Transistor
FMEA	- Failure Modes and Effects Analysis
FPMH	- Failures Per Million Hours
GaAs	- Gallium Arsenide
ILD	- Injection Laser Diode
JFET	- Junction Field Effect Transistor
LED	- Light Emitting Diode
MESFET	- Metal Semiconductor Field Effect Transistor
MIL-HDBK	- Military Handbook
MIMIC	- Microwave,'Millimeter Wave Integrated Circuit
MOS	- Metal Oxide Semiconductor
MOSFET	- Metal Oxide Semiconductor Field Effect Transistor
PROM	- Programmable Read-Only Memory
RA/AAT	- Reliability Analysis/Assessment of Advanced Technologies
RL	- Rome Laboratory
RTOK	- Retest Okay
SAW	- Surface Acoustic Wave
SOA	- Safe Operating Area
TDDB	- Time Dependent Dielectric Breakdown
VHSIC	- Very High Speed Integrated Circuit
VLSI	- Very Large Scale Integration

2.0 REPORT ORGANIZATION

Section 3.0 presents the three approaches taken in the development of the updated stress derating criteria. Each approach is outlined briefly in this section with the details of the approaches provided in the following seven sections. No stress derating criteria is developed in this section.

Section 4.0, 5.0, 6.0, 7.0, 8.0, 9.0 and 10.0 discuss silicon microcircuits, MIMIC devices, power transistors, RF transistors, opto-electronic devices, passive components and SAW devices, respectively. Stress derating criteria and associated application notes are provided in each section for the relevant components in that section.

Section 11.0 presents a summary of the accumulated field failure data for the available component types outlined in table 1-1. A comparison of the predicted failure rate based on Level II criticality derating and the observed failure rate is made to verify the accuracy of the stress derating criteria.

Section 12.0 discusses an alternate approach to stress derating derived from observations made in the development of the updated stress derating criteria for this study.

Section 13.0 summarizes the results of the study and presents conclusions and recommendations for follow-on analysis.

Section 14.0 contains the bibliography of the literature used in part to develop the updated stress derating criteria.

Appendix A provides a comprehensive summary of the updated stress derating criteria and associated application notes.

Appendix B provides sample Foutran programs used in the development of stress derating criteria for microcircuits.

3.0 ADVANCED TECHNOLOGY COMPONENT DERATING

The development of stress derating criteria for advanced technology components requires a fundamentally sound understanding of the relationships between the electrical, thermal and mechanical stresses applied to the components and the resulting life distributions of the component populations. Component reliability models are used to describe these relationships and provide insight into the functional dependence of component life distributions on the applied stresses.

The magnitude of the stress derating determines the amount of expected change in component lifetime or shift in the life distribution of a population of components. In general the more the stress is derated, the longer the life of the component. Therefore, the expected result of derating the stresses applied to a component is to decrease its failure rate. Since most reliability models relate electrical, thermal and mechanical stresses to component lifetime in the form of a failure rate, it is reasonable to use the concept of failure rate as the key link between the reliability model and the stress derating criteria.

The minimum acceptable stress derating depends upon the criticality of the mission. Criticality levels referenced to mission safety and success, as outlined in the current version of the Guidelines, can be established and contrasted in terms of failure rates. The minimum acceptable stress derating for each criticality level sets the maximum failure rate that might be experienced by the component in a mission of specified criticality. It is reasonable to maximize the stress derating, when possible, to provide a greater than minimum margin of safety and success.

The definitions of the criticality levels used in the updated version of the Guidelines are consistent with the current version of the Guidelines. It is noted, however, that the formulation of the updated stress derating criteria is Triven by the component failure rates associated with each criticality level and not solely the definitions of criticality.

.

- Criticality Level I (Maximum Derating). Used with equipment whose failure would substantially jeopardize the life of personnel, would seriously jeopardize the operational mission, or would require repairs that are infeasible or economically unjustified, or used when extremely high operational readiness requirements are specified. Level I derating is considered those stress levels below which further reliability gain is small or at which further derating will create design problems that are unacceptable. This level is intended for the most critical applications in which design difficulty can be justified by the reliability requirement.
- Criticality Level II. Used with equipment whose failure would degrade the operational mission or would result in unjustifiable repair costs, or used when high operational readiness requirements are specified. Level II derating is considered still in the range in which reliability gains are rapid as stress is decreased. However, achieving designs with these reductions in allowed stress is significantly more difficult than at level III.
- Criticality Level III. Used with equipment of lesser criticality than level I or II, namely, equipment whose failure may not jeopardize the operational mission or that can be quickly and economically repaired. Level III derating is that stress level reduction that causes minor design difficulties and yet generates a large incremental reliability gain. The large reliability gain is realized since the effects of stress increase greatly as the absolute maximum rating is approached.

Supplemented by updated stress-failure data provided by three sources, namely, a thorough review of the literature, evaluation of available field data and component supplier surveys, the component reliability models developed on the RL "Reliability Analysis/Assessment of Advanced Technologies" (FA/AAT)¹ and "Reliability Prediction Models for Discrete

Semiconductors^{#169} studies provided a starting point for the development of the updated stress derating criteria for several of the component types identified in table 1-1. For those component types not covered by current reliability models, stress derating criteria was developed from either reliability models generated from accumulated life test data or from consensus of current stress derating guidelines available from multiple military and industry sources. These approaches to understanding the stress-failure relationships of advanced technology components, outlined in figure 3-1, were executed on a priority basis in the order listed above. That is, if a current reliability model was available, it was used (approach A). If a reliability model was not available, a reliability model was developed, when possible, from accumulated stress-failure data



Figure 3-1 Flowchart of Technical Approach

(approach B). If it was not possible to develop a reliability model, then a consensus of available derating guidelines was used to generate the proposed derating criteria (approach C). Table 3-1 identifies the approach used for each component type listed in table 1-1.

In the approach taken to update the stress derating criteria using reliability models, approach A, a methodology was established in which a maximum failure rate was calculated for each criticality level for each component type. The reliability model used to generate these maximum failure rates was MIL-HDBK-217D Notice 1, since this revision of MIL-HDBK-217 was the current Handbook revision (13 June 1983) at the time in which the current version of the Guidelines was released (5 December

Device Type	Approach
ASIC VISIC Microprocessor PROM MIMIC Power Transistor RF Pulse Transistor RF Multi-transistor Package Photo Transistor Photo Diode Opto-electronic Coupler Injection Laser Diode LED Hybrid Deposited Film Resistor Chip Resistor Chip Capacitor SAW	A,C A,C A,C A,C A,C A,B,C C C C C C C C C C C C C C C C C C C

Table 3-1 Derating Criteria Approach

KEY: A - Reliability Model Available

B - New Reliability Model Developed

C - Concensus of Available Derating Guidelines

X - Insufficient Information

1983). The reliability models and derating guidelines used to calculate the failure rates are shown in table 3-2 for each component type for which approach A was used. These failure rates, listed in table 3-3, represent the maximum failure rates expected for the given criticality level allowed by the current version of the Guidelines.

The example of how the stress derating criteria was applied in the development of the maximum failure rates for MOS digital ASIC/VHSIC microcircuits is shown in table 3-4. Using the stress derating criteria for MOS microcircuits in the current Guidelines, the maximum values of each factor in the reliability model were determined for each criticality level. The failure rates were calculated to be 0.3402, 3.0593 and 31.640 fpmh for criticality levels I, II and III, respectively (see table 3-3).

Component Type	MIL-HDBK-217D Notice 1	AFSCP 800-27 (1983)	
ASIC/VHSIC	Microcircuits:	Microcircuits:	
- MOS Digital	- Monolithic MOS Random Logic ISI	Digital (MOS)	
- MOS Linear	- Monolithic MOS Linear	Linear (MOS)	
- Bipolar Digital	- Monolithic Bipolar Ran. Logic ISI	Digital (Bipolar)	
- Bipolar Linear	- Monolithic Bipolar Linear	Linear (Bipolar)	
Microprocessor	Microcircuits:	Microcircuits:	
- MCS	- Microprocessor (MCS)	- Digital (MOS)	
- Bipolar	- Microprocessor (Bipolar)	- Digital (Bipolar)	
PROM	Microcircuits:	Microcircuits:	
- MOS	- PROM (MOS)	- Digital (MOS)	
- Bipolar	- PROM (Bipolar)	- Digital (Bipolar)	
Power Transistors	Transistors:	Transistors:	
— Silicon Bipolar	- Group I, Silicon	- Bipolar Silicon	
— GaAs	- (Not Listed)	- Field Effect	
— MOSFET	- (Not Listed)	- Field Effect	

Table 3-2 Reliability Models and Derating Guidelines Used In Developing Maximum Failure Rates

	Failure Rates (fpmh) for Levels:		
Component Type	I	II	III
ASIC/VHSIC - MOS Digital - MOS Linear - Bipolar Digital - Bipolar Linear	0.3402 0.4932 0.3126 0.4932	3.0593 4.3920 1.5862 2.7477	31.6405 46.0962 11.6614 24.8862
Microprocessor — MOS — Bipolar	0.3402 0.3126	3.0593 1.5862	31.6405 11.6614
PROM - MCS - Bipolar	2.7371 0.5322	22.7459 2.8023	264.2236 23.6754
Power Transistor - Silicon Bipolar	0.0040	1.2917	0.5763

Table 3-3 Maximum Failure Rates for Each Criticality Level

The reliability model parameters and derating values for the microcircuits and power transistors for which approach A was used are shown in abbreviated format in tables 3-5 and 3-6, respectively. The calculated maximum failure rates "bound" the stresses driving the component reliability, described by the updated component reliability models, such that these maximum failure rates could not be exceeded. The values of the stresses, in absolute form or as a percentage of the maximum rated value, became the new derating criteria. Using this methodology, the new derating criteria could remain consistent with the old derating criteria. That is, the updated stress derating criteria will not allow a component to be used in a particular mission with a higher failure rate than was allowed by the current version of the Guidelines. In fact, the derating criteria developed for more complex microcircuits results in a lower failure rate per function for these microcircuits than less complex microcircuits. It

1

Level	Factor	Value	Stress Derating Attributes
	PiQ PiT PiV PiE PiL C1 C2 C3	0.5 6.9 1.0 0.9 1.0 0.0919 0.0024 0.048	S Level 85 deg C, A = 7532 5 voits SF > 4 months production 20,000 Gates 20,000 Gates 64 pin DIP, glass seal
	PiQ PiT PiV PiE PiL Cl Cl C2 C3	1.0 16.1 1.76 9.0 1.0 0.0919 0.0024 0.048	B Level 100 deg C, A = 7532 12-15.5 volts, 85% derating, 100 deg C AUF > 4 months production 20,000 Gates 20,000 Gates 64 pin DIP, glass seal
	PiQ PiT PiV PiE PiL Cl Cl C2 C3	6.5 27.3 1.89 2.5 1.0 0.0919 0.0024 0.048	B-2 Level 110 deg C, A = 7532 12-15.5 volts, 85% derating, 110 deg C GF > 4 months prejuction 20,000 Gates 20,000 Gates 64 pin DIP, glass seal

Table 3-4 MOS Digital ASIC Reliability Model Factors at Derated Values

1

is noted here that the environmental factors were chosen for the same reason other constants and parameters were chosen, that is, to give the maximum failure rates. It should be noted, however, that the value of the worst case environmental factor (as well as the other factors) in the development of the maximum failure rate cancels with the worst case environmental factor (as well as the other factors) in the development of the updated stress derating criteria. Again, the intent was not to develop "conservative" results, but results that would be considered commensurate with the results already experienced when using the stress derating criteria outlined by the current version of the Guidelines.

Description			Factors				
Device Type	Prediction Reference	Crit. Leval	Quelity (PiQ)	Complexity (C1)	Temperature (P1T)	Voltage (PiV)	Prog. Tech. (PiPT)
Monolithic MCS Random Logic LSI	MIL-21701	+ NM	0.53 1.00 6.50	0.0919 0.0919 0.0919	6.91 16.11 27.30	1.00	N/A N/A N/A
Monol î thi c MOS Linear	HIL-21701	- NM	0.50 1.00 6.50	0.1343 0.1343 0.1343	6.91 16.11 27.30	1.00 1.76 1.89	H/A N/A N/A
Monolithic Bipolar Randon: togic LSI	MIL-21701	~ ~ M	0.50 1.00 6.50	0.2221 9.2221 0.2221	2.60 2.60 7.49	00.1	N/A N/A N/A
Monolithic Bipoler Linear	HIL-21701	- NM	0.50 1.00 6.50	0.1343 0.1343 0.1343	6.91 16.11 27.30	- 00 	N/A N/A N/A
M ¹ croprocessor (MOS)	MIL-21701	- N M	0.50 1.00 6.50	0.0919 0.0919 0.0919	6.91 16.11 27.30	1.00 1.76 1.89	N/A N/A N/A
Microprocessor (Bipolar)	HIL-21701	- NM	0.50 1.00 6.50	0.2221 0.2221 0.2221	2.60 4.99 7.48	88.	N/A N/A N/A
PROM (MOS)	MIL-217D1	N M	0.50 1.00 6.50	0.1340 0.1340 0.1340	6.91 16.11 27.30	1.00 1.76 89	5.8600 5.8600 5.8600
PROM (Bipolar)	ML-21701	- NM	0.50 1.00 6.50	0.0650 0.0650 0.0650	2.60 5.00 7.50	0000	7.2100 7.2100 7.2100

Table 3-5 Reliability Model Factors and Derated Values for ASIC/VHSIC, Microprocessors and PROMs

ŝ

KEY: N/A - Not Applicable

Daum	loodod	from	http://www.over.conce.com	
Down	loaded	TOM	nnd://www.evervsbec.com	

Tabl	e 3-5	Reliat	bility	Model	Factors	and	Derated	Values	for
	ASIC/	VHSIC,	Micro	proces	sors and	PRC	Ms (cont	inued)	

Description			Factors				Failure Rate
Device Type	Prediction Reference	Crit. Level	Complexity (C2)	Complexity (C3)	Environment (FiE)	Learning (PiL)	(Failures / 10°6 Hrs)
Monolithic MOS Random Logic LSI	HIL-21701	~ N M	0.0024 0.0024 0.0024	0.0480 0.0480 0.0480	0.90 9.00 2.50	1.00	0.3402 3.0593 31.6405
Morolithic MOS Linear	1C12-JIN	- NM	0.0169 0.0169 0.0169	0.0480 0.0480 0.0480	0.90	1.00	2.4932 4.3920 4.0962
Monoiithic Bipolar Random Logic LSI	MIL-21701	- NM	0.0051	0.0480 0.0480 0.0480	0.90 9.00 2.50	00 00 00 00 00	0.3126 1.5862 11.6614
Monolíthic Bipolar Linear	HIL-21701	- NM	0.0169 0.0169 0.0169	0.0480 0.0480 0.0480 0.0480	0.90 9.00 2.50	1.00	0.4932 2.7477 24.8962
Microprocessor (MOS)	MIL-21701	- NM	0.0024 0.0024 0.0024	0.0480 0.0480 0.0480	0.90 9.00 2.50	1.00	0.3402 3.0593 31.6405
Microrrocessor (Bipolar)	H1L-21701	- N M	0.0051 0.0051 0.0051	0.0480 0.0480 0.0480	0.90 9.00 2.50	1.00 1.00	0.3126 1.5862 11.6614
PROM (MOS)	HIL-21701	- N M	0.0055 0.0055 0.0055	0.2480 0.0480 0.0480	0.90 9.00 2.50	1.00	2.7371 22.7459 264.2236
PROM (Bipolar)	HIL-21701	- NM	0.0030 0.0030 0.0030	0.04.80 0.04.80 0.04.80	0.90 9.00 2.50		0.6322 2.8023 23.6754

KEY: N/A - Not Applicable

Table 3-5 Reliability Model Factors and Derated Values for ASIC/VHSIC, Microprocessors and PROMs (continued)

Description			Rationale			
Device Type	Prediction Reference	Crit. Level	Qual i ty (PiQ)	Complexity (C1)	Temperature (PiT)	Vol tage (PiV)
Monolithic MOS Random Logis LSI	¥1L-21701	t of Ki	8 8 N	20K Gates 20K Gates 20K Gates	85 C, A=7532 100 C, A=7532 110 C, A=7532	5V 12-15.5V, 85X Der., 100 C 12-15.5V, 85X Der., 110 C
Mont ithic MCS Linear	ML-21701	- NM	∾ 8°5	300 Trans. 300 Trans. 300 Trans.	85 C, A=7532 100 C, A=7532 110 C, A=7532	50 51 12-15.5V, 85% Der., 100 C 12-15.5V, 85% Der., 110 C
Monetithic Bipolar Random Logic LSI	#IL-21701	- NM	∾ œ ⇔	20K Gates 20K Gates 20K Gates	85 C, A=5794 100 C, A=5794 110 C, A=5794	(Ken-CMOS) (Hon-CMOS) (Hon-CMOS)
Monel (th:c Bipolar Linear	H1L-21701	- NM	8°80 Ω. Β.	300 Trens. 300 Trens. 300 Trens.	85 C, A=7532 100 C, A=7532 110 C, A=7532	(Non-CMOS) (Non-CMOS) (Non-CMOS)
Microprocessor (MCS)	MIL-21701	+ NM	∾ œ ℃	20K Gates 20K Gates 20K Gates	85 C, A=7532 100 C, A=7532 110 C, A=7532	22-15.5V, 85% Der., 190 C
Microprocessor (Bipolar)	พาน-21751	- NM	B-2 B-2	20K Gates 20K Gates 20K Gates	85 C, A=5794 100 C, A=5794 110 C, A=5794	(Non-CMOS) (Non-CMOS) (Non-CMOS) (Non-CMOS)
PROM (MOS)	HIL-21701	+- N M	აფე 8- 8-	65536 Bits 65536 Bits 65530 Bits	85 C, A=7532 100 C, A=7532 110 C, A=7532	5V 12-15.5V, 85X Der., 100 C 12-15.5V, 85X Der., 110 C
PROM (Bipolar)	MIL-21701	+ NM	ທ ຜ ^ເ	65536 Bits 65536 Bits 65536 Bits	85 C, A=5794 100 C, A=5794 110 C, A=5794	(Non-CHOS) (Non-CHOS) (Non-CHOS) (Non-CHOS)
		Ĩ				

KEY: N/A - Not Applicable

21 '

Table 3-5	Reliability	Model	Factors	and l	Derated	Values	for
ASIC/	VHSIC, Micro	proces	sors and	I PROI	Ms (cont	inued)	

Sescription			Rationale				
Device Type	Prediction Reference	Crit. Level	Prog. Tech. (Pipt)	Complexity (C2)	Complexity (C3)	Environment (PIE)	Learning (PiL)
Monelithic MOS Random Logic LSI	Mil-21701	- NM	N/N N/N N/N	20K Gates 20K Gates 20K Gates	64P DiP, Glass Seal 64P DiP, Glass Seal 64P DIP, Glass Seal 64P DIP, ülass Seal	SF AUF GF	 4 Months 4 Months 4 Months
Monolithic MOS Linear	HIL-21701	NM	R/N R/N R/N	300 Trans. 300 Trans. 300 Trans.	64P DIP, Glass Seal 64P DIP, Glass Seal 64P DIP, Glass Seal	SF AUF GF	 4 Months 4 Months 6 Months 6 Months
Monolithic Bipolar Random Logic LSI	MIL-21701	- NM	¥/N ¥/N	20% Gates 20% Gates 20% Gates	64P DIP, Glass Seal 64P DIP, Glass Seal 64P DIP, Glass Seal 64P DIP, Glass Seal	SF AUF GF	 4 Months 4 Months 4 Months 4 Months
Konc!!thic Bipolar Linear	MIL-21701	- N M	R/N R/N R/N	300 Trans. 300 Trans. 300 Trans.	64P DIP, Gless Seal 64P DIP, Glass Seal 64P DIP, Glass Seal	SF AUF GF	 4 Months 4 Months 4 Months
Microprocessor (MOS)	MIL-21701	M M	N/A N/A N/A	20K Gates 20K Gates 20K Gates	64P DIP, Glass Seal 64P DIP, Glass Seal 64P DIP, Glass Seal 64P DIP, Glass Seal	SF AUF Gř	 > 4 Months > 4 Months > 4 Months
Microprocessor (Bipolar)	HIL-21701	~~NM	к/х N/X N/X	20K Gates 20K Gates 20K Gates	64P DIP, Glass Seal 64P DIP, Glass Seal 64P DIP, Glass Seal 64P DIP, Glass Seal	SF AUF GF	 4 Months 4 Months 4 Months
PROM (MOS)	KIL-21701	- N M	65536 Bits 65536 Bits 65536 Bits	65536 Bits 65536 Bits 65536 Bits 65536 Bits	64P D1P, Glass Seal 64P D1P, Glass Seal 64P D1P, Glass Seal	SF AUF GF	 4 Months 4 Months 4 Months 4 Months
PRCM (Bipolar)	HEL-21701	- 0 M	63536 Bits 63536 Bits 63536 Bits	65536 Bits 65536 Bits 65536 Bits 65536 Bits	64P DIP, Glass Seal 64P DIP, Glass Seal 64P DIP, Glass Seal 64P DIP, Glass Seal	SF AUF Gf	 > 4 Months > 4 Months > 4 Months

KEY: W/A - Not Applicable

Table 3-6 Reliability Model Factors and Derated Values for Silicon Bipolar Power Transistors

Description			Factors			-
Device	Prediction	Crit.	Base FR	Quality	Complexity	Envî:conment
Type	Reference	Level	(LambdaB)	(PiQ)	(C1)	(21E)
Transistor	MIL-21701	1	0.0092	0.12	1.0000	0.40
Group I		2	0.0092	0.24	1.0000	65.00
(Silicon)		3	0.0092	1.20	1.0000	5.8ა

Description		<u>````</u> _	Factors	Failure Rate		
Device	Prediction	Crit.	Application	Power Rating	Volt. Stress	(Failures /
Type	Reference	Level	(PiA)	(PiR)	(PiS)	10 ⁻ 6 Hrs)
Transistor	HIL-217D1	1	1.50	5.00	1.20	0.0040
Group I		2	1.50	5.00	1.20	1.2917
(Silicon)		3	1.50	5.00	1.20	0.5763

Description			Rationale			
Device	Prediction	Crit.	Base FR	Quality	Complexity	Environment
Type	Reference	Level	(LambdaB)	(PiQ)	(C1)	(PiE)
Transistor	MIL-217D1	1	(164X)	VXTHAL	Single Trans.	SF
Group I		2	(max)	XTHAL	Single Trans.	AUF
(Silicon)		3	(max)	JAN	Single Trans.	GF

Description					
Device	Prediction	Crit.	Application	Power Rating	Volt. Stress
Type	Reference	Level	(PiA)	(PiR)	(PiS)
Transistor	M3L-217D1	1	Linear	200 Watts	S2 = 70%
Group I		2	Linear	200 Watts	S2 = 70%
(Silicon)		3	Linear	200 Watts	S2 = 70%

In the approach to update the stress derating criteria by creating new reliability models, approach B, stress-failure data accumulated from the literature search and supplier surveys was examined, and the reliability model was generated. It is noted here that this approach was used only for the temperature parameter in the reliability model for GaAs power transistors (see Section 6.2).

If approaches A and B were not viable, then a consensus of available derating guidelines was used to update the stress derating criteria, approach C. The fourteen guidelines used in the criteria development are listed in table 3-7. Of these fourteen guidelines, twelve guidelines were from government or military sources and two were from industry sources. The parameters selected for derating by these fourteen sources were not consistent between the sources. Therefore, before the stress derating criteria could be evaluated, it was first necessary to identify the key parameters to be derated. These key parameters were initially limited by the sources that specified derating criteria for three criticality levels (quidelines A through F). The remaining parameters were included as application notes, when appropriate. It is noted here that guidelines A and B were exactly the same, and therefore, quidelines A and B were considered one source in the development of the final updated stress derating criteria. Once these parameters were identified, the consensus of the five quidelines was obtained by calculating the median of the stress derating values for each stress parameter.

In all cases, application notes and design limitations were developed from accumulated component information, obtained in the literature search or supplier surveys, and extrapolated from other derating guidelines. The application notes for each component type are furnished at the end of each primary report sections and in Appendix A. In addition, the adequacy of the stress derating criteria was reviewed using failure rates calculated from accumulated field failure data (see Section 11.0).

THE .

Table 3-7 Government/Military/Industry Stress Derating Guideline Titles

Designator	Guideline
A B C D E F G H J K I I M W Y	AFSC Pamphlet 800-27, 5 December 1983 ESD-TR-83-197 ESD-TR-85-148 RADC-TR-84-254 RADC-TR-82-177 NASC AS-4613 GSFC PPL-18 (NASA), October 1986 NAVMAT P-4855-1A MIL-STD-2174 (AS), July 1976 MIL-STD-2174 (AS), July 1976 MIL-STD-975H (NASA), June 1989 NAVSEA TE000-AB-GTP-010, September 1985 MIL-STD-1547A, December 1987 OFM A
-	

4.0 MICROCIRCUIT DERATING GUIDELINES

For advanced technology silicon microcircuits, the RA/AAT reliability models¹ can be summarized in general form by

$$L(t_{o}) = PiQ * (C1 * PiT + L_{CYC} + C2 * PiE) * PiL + L_{TDDB}(t_{o}) + L_{EM}(t_{c}), \qquad (1)$$

where:

 $I_{(t_0)}$ is the device failure rate at time to in failures per million hours,

Piu is the quality factor,

- PiT is the temperature acceleration factor, based on technology,
- PiE is the application environment factor
- PiL is the learning factor,
- C1 is the circuit complexity failure rate in failures per million hours,
- C2 is the package complexity failure rate in failures per million hours,
- L_{CYC} is the EEPROM write cycling induced failure rate in failures per million hours,
- $L_{TDDB}(t_0)$ is the time dependent dielectric breakdown (TDDB) failure rate at time to in failures per million hours, and
- $L_{EM}(t_o)$ is the electromigration (EM) failure rate at time to in failures per million hours.

A review of the literature²⁹⁻¹⁰⁰ concerned with microcircuit failure, during the time since the RA/AAT reliability models were generated, resulted in no change to the basic reliability models. However, it was noted that, since failures due to electromigration, having failure rates $L_{\rm EM}$, are distributed normally with the logarithm of time with very small variances, the effect of $L_{\rm EM}$ on the total failure rate, $L(t_0)$, is either negligible or catastrophic. Therefore, the $L_{\rm EM}$ term was

·26

•

eliminated from the equation for calculating failure rate and the electromigration effect is presented as an application note. Without this $L_{\rm EM}$ term, the failure rate equation for deriving stress derating criteria simplifies to

 $L(t_{o}) = PiQ * (C1 * PiT + L_{CYC} + C_{o} * PiE) * PiL + L_{TDDB}(t_{o}).$ (2)

The stress parameters and attributes that directly affect the calculated failure rate for a silicon microcircuit are embedded in the Pi, complexity, and wear out failure rate factors of the reliability model. To extract the maximum stresses allowed for each criticality level from the factors in the reliability model, $L(t_{c_1})$ in equation (2) must be set to the maximum failure rate allowed by each criticality level. These maximum failure rates are specified in table 3-3. In the approach to develop stress derating criteria for advanced technology silicon microcircuits, the parameters and attributes of the failure rate model factors were separated into three groups, one group for criticality-specific (CS) attributes, one group for device-specific (DS) attributes and the other group for stress-specific (SS) parameters. Table 4-1 outlines the relationship between the factors in the failure rate equation, the distinction between criticality-specific, device-specific and stress-specific parameters and attributes associated with the factors, and the microcircuit technologies for which these parameters and attributes are applicable.

There were two basic types of device-specific attributes, technology and complexity. The technology attribute was handled by creating stress derating criteria for each technology individually. For example, there are digital and linear, MOS and bipolar ASIC/VHSIC microcircuits. Therefore, four stress derating tables were developed, one for digital MOS ASIC/VHSIC microcircuits, one for digital bipolar ASIC/VHSIC microcircuits, one for linear MOS ASIC/VHSIC microcircuits and one for linear bipolar ASIC/VHSIC microcircuits. The complexity attribute was handled by making the circuit complexity parameter (i.e., number of gates, transistors or bits) a variable in the stress derating criteria. Because of the large number of

Table 4-1	Attributes	and	Parameters	oť	Microcircuit	Model	Factors
		~~~~~					

			Application to:		
Factor	Туре	Attribute / Parameter	MOS	Bipolar	
PiQ	cs	Application Environment	Y	Y	
PiT	DS	Technology	Y	Y	
	SS	Junction Temperature	Y	Y	
PiE	æ	Application Environment	Y	Y	
PiL	cs	Years In Production	Y	¥	
CI	DS	Circuit Technology	Y	Y	
	DS	Circuit Complexity	Y	Y	
C3	DS	Package Technology	Y	Y	
	DS	Package Complexity	Y	Y	
l cyc	DS	Circuit Complexity	У*	N	
	SS	Number of Write Cycles	У*	N	
L TDDB	DS	Circuit Complexity	Y	N	
	SS	Junction Temperature	Y	N	
	SS	Supply Voltage	Y	N	

KEY: * - EEPROMS Only

computations required, the Cl factor tables in the RA/AAT final report were transformed to continuous functions. A relationship between circuit complexity and package complexity was developed from literature sources  57  such that the package complexity parameter (i.e., number of pins) could also be handled in terms of the circuit complexity parameter. All other relationships required in the development of the derating criteria were also based on circuit complexity. It is noted here that all relationships based on circuit complexity were always developed in a conservative fashion
such that the resulting stress derating criteria would be valid for all complexities of microcircuits.

The criticality-specific attributes included the application environment attribute and the years-in-production attribute. The application environments for the PiQ factor were always S-Level, B-Level and B-Level for criticality levels I, II and III, respectively. The application environments for the PiE factor were always  $S_{F}$ ,  $A_{II}$  and  $G_{F}$  for These application criticality levels I, II and III, respectively. environments were chosen since they were the most closely related to the application environments outlined by the criticality levels in the current version of the Guidelines and resulted in the highest failure rate for the criticality level they represented. The years-in-production attribute for the experience factor, PiL, were always 2 years, 1 year and 0.75 years for criticality levels I, II and III, respectively. These years in production were chosen based upon current experience with component procurement for systems that can be categorized by the definitions given for each criticality level.

The stress-specific parameters, as mentioned previously, are the only ones that, when changed, result in a different failure rate for any given microcircuit. These parameters, temperature, voltage and number of write cycles (EEPROMs only), are the ones that can be traded-off to obtain the same maximum failure rate for a given microcircuit. A consistent approach was taken (with an exception for EEPROMs, see Section 4.3) in developing the bounds for these stress-specific parameters such that the resulting derating criteria would be effective, but not oppressive, in the desired application.

This approach initially ignored the number of write cycles, or  $L_{CYC}$ , which was only applicable to EEPROMs. It was then assumed that, if the time dependent dielectric breakdown (TDDB) failure rate was not a factor because wear out was not a concern, then the only stress-specific parameter left was temperature. It is noted here that the defect related failure

rate (exponential probability density function) is a concern for all microcircuits and cannot be ignored. The independence of the TDDB-driven wear out stresses and temperature is addressed in Section 4.1 in the example of MOS digital ASIC/VHSIC microcircuits. For any microcircuit of a given complexity, the temperature was calculated for which the failure rate did not exceed the maximum failure rate given in table 3-3, dependent upon criticality level. In calculating this maximum temperature, it was noted that the maximum failure rate was not always the limiting factor. Because of the form of the failure rate equation, to solve for temperature imbedded in the PiT factor required the term  $L(t_o)/(PiQ*PiL)$  to be greater than C2*PiE. Since L(to), PiQ, PiL and PiE are fixed for a given type of microcircuit, C2 controls the validity of the argument. For this reason, only microcircuits of a specified maximum complexity are acceptable in a given criticality level. This complexity limit is included in the stress derating criteria for microcircuits when applicable. If the maximum temperature was calculated to be a value higher than 175 degrees Celsius, then 175 degrees Celsius was chosen as the maximum temperature.

Once the maximum temperature had been calculated for a microcircuit of given complexity, it was noted that any operating temperature below this maximum temperature resulted in a calculated failure rate that was less than the maximum failure rate allowed by the criticality level. This difference in failure rate could then be used to bound the stresses associated with the TDDB wear out mechanism. Table 4-1 shows TDDB failure rates are only applicable to MOS microcircuits, and therefore, this development of the derating criteria for supply current is only applicable to MOS microcircuits.

Time dependent dielectric breakdown is a failure mechanism that results in a component failure distribution that is normal with the logarithm of time. That is, unlike the failure rates currently addressed by MIL-HDBK-217 Revision E Notice 1, the TDDB failure rate is time dependent¹. There are three factors that affect the rate of failure for TDDB, the electric field across the dielectric, the dielectric film temperature and the total area taken up by the transistor gates. A relationship was also developed¹ between the latter factor and microcircuit complexity. When dealing with a failure rate model that includes  $L_{\rm TDDB}$ , it is assumed that the dielectric film temperature is the same as the junction temperature defining the PiT factor. Therefore, with the film temperature previously defined and the total transistor gate area correlated to microcircuit complexity, the only factor that is not defined is the electric field.

This electric field factor is proportional to the supply voltage according the dielectric thickness which is related to the complexity of the microcircuit. The difference in failure rate between the maximum derated temperature and the operating temperature therefore defines the maximum derating criteria for the supply voltage. That is, with the operating junction temperature less than the maximum junction temperature, the resulting failure rate is less than the maximum failure rate allowed by the criticality level. Therefore, the microcircuit could be operated with a supply voltage higher than the supply voltage allowed when operating at the maximum junction temperature provided the maximum failure rate is not exceeded.

With the device-specific, criticality-specific and stress-specific attributes and parameters defined, the maximum junction temperature and maximum supply voltage (MOS microcircuits only) derating criteria was developed. For convenience in developing this derating criteria, software programs were written in FORTRAN 77 programming language. Appendix B contains an example program written to calculate the temperature and voltage values displayed in the graphs for MOS digital ASIC/VHSIC microcircuits. Once the derating values were calculated, a least squares fit transformed this data into simplified equations dependent upon circuit complexity. The simplified equations become the update stress derating criteria for the junction temperature and supply voltage stress parameters.

It is noted here that, in some instances, the calculated derated stress was virtually independent of complexity. In that case, a constant derating value was substituted for the derating equation. Also, if the calculated derated stress was outside the region of validity of the reliability model, the value of the maximum stress identified in the model was substituted for the derating equation. For microcircuits, it was determined that the applicable reliability models were based on junction temperature data that did not exceed 125 deg C. Therefore, this maximum junction temperature was used in those cases where the calculated derated junction temperature stress was above 125 deg C. It is also noted that the microcircuit reliability models outlined in the RA/AAT study were valid only up to a specified maximum complexity. Although the data graphs generated and the corresponding stress derating equations are continuous past the specified maximum complexity, the stress derating criteria is not considered valid beyond this maximum complexity. Therefore, the derating parameter of "maximum complexity" is included in the list of derating parameters for microcircuits.

Since existing stress derating guidelines, other than those for the stresses explicitly identified in the reliability models, have purposely affected the observed failure rates of components used in applications corresponding to one of the three criticality levels, it was necessary to review the existing stress derating guidelines to determine their relevance in being included in the updated stress derating guidelines, given that the factors being derated were not explicitly included in the current reliability models. It was observed that failure data for components that did not abide by the stress derating criteria was not readily available (typically due to government or military contracts that require some type of derating) and to arbitrarily remove this criteria may be irresponsible. Therefore, the updated stress derating criteria for microcircuits includes both the newly created criteria based upon updated failure rate models as well as the current criteria which was developed for parameters not explicitly included in the updated failure rate models. It is noted here that the only stress derating criteria included by the quideline sources

that outline three criticality levels were included in this proposed revision of the Guidelines.

The application notes for advanced technology microcircuits were developed from a review of applicable literature, supplier surveys and other stress derating guidelines. These application notes may be found at the end of this microcircuit section and in Appendix A.

#### 4.1 ASIC/VHSIC MICROCIRCUITS

Because of differences in technology within the ASIC/HSIC category, stress derating tables were developed for MOS digital, bipolar digital, MOS linear, and bipolar linear ASIC/VHSIC microcircuits. The differences between the criteria in each table were the results of applying the different device-specific attributes and stress-specific parameters to the failure rate equation. These attributes and parameters included temperature activation energy (PiT), circuit complexity (C1), number of package pins (C2), total transistor gate area ( $L_{TDDB}$ ) and dielectric thickness ( $L_{TDDB}$ ). Table 4-2 outlines the values or equations used in evaluating these device/stress-specific attributes.

Technology	Attribute	Value / Equation		
MOS Digital	Ea Cl Pins C2 Transistor Gate Area Dielectric Thickness	0.35 eV 0.01 + 0.00042/ * GATES ** 0.588 11.07 * GATES ** 0.342 2.8E-4 * PINS ** 1.08 1349 * TRANS ** 0.609 (sq um) 4.93 / TRANS ** 0.286 (kA)		
Bipolar Digital	Ea Cl Pins C2	0.60 eV 0.0025 + 0.0000977 * GATES ** 0.601 9.16 * GATES ** 0.377 2.8E-4 * PINS ** 1.08		
MOS Linear	Ea Cl Pins C2 Transistor Gate Area Dielectric Thickness	0.65 eV 0.01 + 0.00150 * TRANE ** 0.488 3.69 * GATES ** 0.318 2.8E-4 * PINS ** 1.08 1349 * TPANS ** 0.609 (sq um) 4.93 / TRANS ** 0.286 (kA)		
Bipolar Linear	Ea C1 Pins C2	0.65 eV 0.01 + 0.00150 * TRANS ** 0.488 8.69 * GAILES ** 0.318 2.8E-4 * PINS ** 1.08		

#### Table 4-2 ASIC/VHSIC Device/Stress-Specific Attributes

The temperature activation energies were obtained directly from the tables provided by the RA/AAT final report. The C1 factor equations were derived by fitting the C1 factor data associated with the RA/AAT failure rate models to an appropriate curve. The data and best fit curves are shown in figures 4-1, 4-2 and 4-3 for MOS digital, bipolar digital an 1 MOS and bipolar linear ASIC/VHSIC microcircuits, respectively. The relationships between package pin count and circuit complexity for MOS digital, bipolar digital and MOS and bipolar linear ASIC/VHSIC microcircuits are shown in figures 4-4, 4-5 and 4-6, respectively. The data from which the relationship between total transistor gate area and circuit complexity was derived is shown in figure 4-7 for MOS digital and linear ASIC/VHSIC microcircuits. The dielectric thickness dependence on circuit complexity for MOS digital and linear ASIC/VHSIC microcircuits is shown in figure 4-8.

By applying the approach outlined in section 4.0, maximum junction temperatures and maximum supply voltages were calculated for the four ASIC/VHSVC technologies as a function of circuit complexity. Figures 4-9 and 4-10 show the junction temperature and supply voltage derating curves for MOS digital microcircuits. Figures 4-11 and 4-12 show the junction temperature and supply voltage derating curves for MOS linear microcircuits. Figure 4-11 is also the junction temperature derating curve for bipolar linear microcircuits. Since bipolar ASIC/VHSIC microcircuits dr not experience wear out due to TDDB, supply voltage derating curves are not calculated for these technologies. Figure 4-13 shows the junction temperature derating curves for bipolar digital microcircuits. The solid lines on the graphs in each figure represent the best least squares fit to the calculated derating values. These equations of the lines are the new stress derating criteria for each criticality level.



36

# Figure 4-1 Cl Factor for MOS Digital Microcircuits1





Downloaded from http://www.everyspec.com







## Figure 4-4 Package Pin Count for MOS Digital Microcircuits 57

「「「「「「「「「「」」」

# Figure 4-5 Package Pin Count for Bipolar Digital Microcircuits 57





Figure 4-6 Package Pin Count for MOS and Bipolar Linear Microcircuits⁵⁷





P



## Figure 4-8 Dielectric Thickness for MOS Digital and Linear Microcircuits¹

Downloaded from http://www.everyspec.com



# Figure 4-9 Junction Temperature Derating for MOS Digital ASIC/VHSIC

44



### Figure 4-10 Supply Voltage Derating for MOS Digital ASIC/VHSIC



### Figure 4-11 Junction Temperature Derating for Bipolar/MOS Linear ASIC/VHSIC



**V** 

Downloaded from http://www.everyspec.com

Downloaded from http://www.everyspec.com





Supplementing the junction temperature and supply voltage derating parameters were the stress derating parameters outlined by other derating guideline sources and shown in tables 4-3, 4-4, 4-5 and 4-6 for MOS digital, MOS linear, bipolar digital and bipolar linear microcircuits. In keeping with the general approach outlined in Section 3.0, and because of the uncertainty of criticality assumed with guideline sources not specifying three criticality levels, only those guideline sources supplying derating criteria for three criticality levels were evaluated for inclusion in the updated quidelines. For each parameter specified by these guideline sources, a median value for the parameter was chosen. In the case where the choice was between an even number of values, the average of the two median values was calculated and then rounded up. Priority was given to those guidelines specifying advanced microcircuits, such as VLSI and gate arrays. The remaining quideline sources were used only as a "sanity check" of the updated stress derating criteria. Table 4-7 summarizes the new stress derating criteria for ASIC/VHSIC microcircuits.

As addressed in section 4.0, the complexity of the ASIC/VHSIC device is limited by the criticality level. Although the higher criticality level (Level I, for example) derating criteria allows a more complex device to be used, the allowed stress is typically less than the stress allowed at the lower criticality level (Level II, for example).

For MOS ASIC/VHSIC microcircuits, both maximum junction temperature and maximum supply voltage are a function of circuit complexity. Therefore, these two parameters can be combined to form effective Safe Operating Areas (SOAs) for these microcircuits. Figures 4-14, 4-15 and 4-16 display the SOAs of MOS digital microcircuits for criticality levels I, II and III, respectively. In each graph, the top set of SOAs is for a 10.00 gate microcircuit, the middle set of SOAs is for a 10,000 gate microcircuit and the bottom set is for a 100,000 gate microcircuit. Multiple SOAs are displayed as part of each set of SOAs according to the required lifetime of the microcircuit. The "squareness" of the SOA indicates the level of independence of the temperature and voltage factors.

#### Table 4-3 ASIC/VHSIC MOS Digital Microcircuits Guidelines

CRITICALITY LEVEL	GUIDELINE	DYNAMIC SUPPLY VOLTAGE (PORV)	FREQUENCY (POMS)	OUTPUT CURRENT (FAN OUT) (PORV)	MAXIMUM JUNCTION TEMP, (deg C)	MAXIMUM OPERATING TEMP. (deg C)
1	A&B C D E F	70 75 * 75 * 70 100	80 80 * 80 * 80 NL	80 70 (80) * 70 (80) * 80 80	85 85 * 85 * 85 NL	NL NL NL NL 30 C F(AL
11	A&B C D E F	85 80 * 80 * 80 100	80 80 * 80 * 80 NL	85 75 (80) * 75 (80) * 90 90	100 ;00 * 100 * 100 NL	NL. NL NL. 20 C FML
II	A&B C D E F	85 85 * 85 * 80 100	90 80 * 80 * 90 Ni.	90 80 (90) * 80 (90) * 90 100	110 125 • 125 • 110 NL	NL NL NL 20 G FML
NONE SPECIFIED	9 H J K L M W X	90 (Nominal) NL 70 * (Nominal) 80 100 Vcc +/-0.5V	90 NL 75 80 * 70 NL 50 NL	80 80 80 * 80 * 80 80 80 75	NL 110 110 85 * 100 125 65 PORV 125	85 NL NL NL NL 30 C FML NL

KEY:

FML - From Maximum Limit

* = Complex Microcircuite POMS = Percent of Maximum Specified NL = Not Listed

PORV = Percent of Rated Value

· ... - -

### Table 4-4 ASIC/VHSIC Bipolar Digital Microcircuits Guidelines

CRITICALITY LEVEL	QUIDELINE	FIXED BUPPLY VOLTAGE	DYNAMIC BUPPLY VOLTAGE (PORV)	FREQUENCY (POMS)	OUTPUT CUBIAENT (FAN OUT) (PORY)	MAXIMUM JUNCTION TEMP. (deg C)	MAXIMUM OPERATING TEMP. (dwg C)
1	A&B C D E F	+/- 3% +/- 3% * NL +/- 3% NL	NL [V] 75 * NI. NL	80 75 * 75 * 80 NL	80 70 (70) * 70 (70) * 80 70	85 85 * 85 * 85 NL	NL NL NL 30 C FML
11	A&B C D E F	+/- 5% +/- 5% * NL +/- 5% NL	NL NL 80 * NL NL	90 * 08 * 08 * 08 90 !!!	85 75 (75) * 75 (75) * 90 80	100 100 * 100 * 100 NL	NL NL NL 25 C  ML
IH	AñiB C D E F	+/- 5% +/- 5% * NL Per Spec. NL	NI. NI. 85 * NL NL	95 90 * 90 * 95 NL	00 * (08) 08 * (08) 03 • (08) 09 00	110 125 * 125 * 115 NL	NI, NL NL 20 C FML
NONE SPECIFIED	G H J K L M W X	+/- 5% NL NL NI. 10 % +/- 5% +/- 0.5V	NL (Nonilnal) NL 70 * (Nominal) NL NL NL	90 NL 75 80 * 70 NL 50 NL	80 80 80 80 80 80 80 75	NL 110 110 85 * 100 125 85 PO(1V 127	85 NL. NL. NL. NL. 30 G FML NL.

NEY:

i.

.

FML = From Meditum Link

* = Complex Microcircum NL = Not Listed

POMS = Percent of Maximum Bpecilied PORV = Percent of Reled Value

#### Table 4-5 ASIC/VHSIC MOS Linear Microcircuits Guidelines

CRITICALITY LEVEL	GUIDE- LINES	SUPPLY VOLTAGE (PORV)	INPUT VOLTAGE (PORV)	FREQ. (POMS)	OUTPUT CURRENT (FAN OUT) (PORV)	POWER DISSIPATION (PORV)	MAX. JUNCT. TEMP. (dog C)	MAX. OP. TEMP. (deg C)
i	A&B C D E F	70 75 * 75 * 70 80	60 NL NL 60 <del>6</del> 0	NL 80 * 80 * NL NL	70 70 (80) * 70 (80) * 70 NL	NL NL NL 55	80 85 * 85 '' 80 NL	NL NL NL SO C FML
H	AAB C O F F	80 80 * 80 * 80 80	70 70 ° NL 70 60	NL NL 80 • NL NL	75 75 (80) * 75 (80) * 80 NL	NL NL NL 80	£5 95 * 100 * 95 NL	NL NL NL NL 25 C FML
111	A&B C D F F	80 80 * 85 * 80 89	70 70 * N'. 70 6'3	NL NL 80 * NL NL	50 80 (90) * 80 (90) * 80 NL	NL NL NL 90	105 105 * 125 * 105 NL	NI NL NL 20 C FML
NONE BPECIFIED	G H J K L M W X	90 65 70 80 ** (Nominal) NL 80 75	90 80 70 100 75 80 65 75	NL NL 75 NL 85 50 NL	80 70 75 80 70 85 75 NL	75 NL 60 75 ** 50 85 NL NL	NL 110 110 100 NL 125 60 PORV 125	85 NL NL 125 NL 30 C FML NL

KVEY: * + Complex Microcircuits

** « Worst case; slight variations likely depending on device type

-

FML = From Maximum Limit POMS - Percent of Maximum Specified

PORV = Percent of Rated Value NL = Not Listed

.

.

Downloaded from http://www.everyspec.com

0

.

### Table 4-6 ASIC/VHSIC Bipolar Linear Microcircuits Guidelines

CRITICALITY LEVEL	QUIDELINE	SUPPLY VOLTAGE (PORV)	INPUT VOLTAQE (POFV)	FREQUENCY (POM8)	OUTPUT CURRENT (FAN OU1) (POHV)	POWER DISSIPATION (PORV)	MAXIMUM JUNCTION TEMP. (deg C)	MAXIMUM OPERATING TEMP, (deg C)
I	ALB C D E F	70 +/- 3% * 75 * 70 80	60 NL NL 60 60	NL 75 * 75 ∾ NL NL	70 70 (70) * - 70 (70) * 70 NL	NL NL NL NL 55	80 85 * 85 * 80 NL	NL NL NL 30 C FML
ħ	A&B C D E F	80 +/- 5% * 80 * 80 80	70 70 • NL 70 80	NL NL 80 * NL NL	75 75 (75) * 75 (75) * 80 NL	NL NL NL NL 80	95 95 * 100 * 95 NL	NL NL NL 25 C FML
· 11	А&В С D E f	80 +/- 5% * 85 * 80 80	70 70 * NL 70 60	NL NL 90 * NL NL	80 80 (80) * 80 (80) * 80 (80) * 80 NL	NL NL NL 90	105 105 * 125 * 105 NL	NL NL NL 20 C FML
NONE BPECIFIED	G H J K L M W X	80 75 70 80 ** (Nominal) NL 80 75	70 80 70 100 75 80 65 75	NL NL 75 NL 85 50 NL	80 70 75 80 70 85 75 NI_	75 NL 60 75 ** 50 85 NL NL	NL 110 110 100 NL 125 60 PORV 125	85 NL NL 125 NL 30 C FML NL

KEY

* = Complex Moreoroulle

NL = Not Listed FML = From Madmum Limit PCRV = Percent of Reled Value ** - Worst case; alight variations likely depending on device type

POMB - Percent of Maximum Specified

Level III	157 / (G ** 0.323) 80	80 (90) 125 60,000	210 / (TR ** 0.347) 70 80	80 (90) 125 10,000	+/- 5% 90 80 (30) 125 60,000	+/- 5% 70 90 80 (80) 125 10,000	
Level I!	173 / (G ** 0.347) BD	75 (80) 121 60,000	189 / (TR ** 0.311) 70 80	75 (80) 109 10,000	+/- 5% 80 75 (75) 85 26,000	+/- 5% 70 75 (75) 109 10,000	
Level 1	129 / (G ** 0.320)	20 80,000 80,000	200 / (TR ** 0.315) 60 80	70 (80) 83 10,000	+/-3% 75 70 (70) 72 80,000	+/- 3% 60 70 (70) 83 10,000	um Specified Inhimum or madmum rating C or supptier madmum
Contine Deservator	(1) Supply Voltage (volts)	Frequency (PC/MS) Output Current', Fan Out, (PORV) (2) Maximum Junction Temp. (deg C) Circuit Complexity - Maximum Gates	(1) Supply Voltage (volts) Input Voltage (PORV)	Frequency (POMS) Output Current, Fan Out, (PORV) (2) Maximum Junction Temp. (deg C) Circuit Ccmplexity - Maximum Trans.	<ol> <li>Supply Voltage (volts)</li> <li>Frequency (POMS)</li> <li>Output Current, Fan Out, (PORV)</li> <li>Maximum Junction Temp. (deg C)</li> <li>Circuit Complexity - Maximum Gates</li> </ol>	<ul> <li>(1) Supply Voltage (volts) Input Voltage (PORV)</li> <li>Frequency (PONS)</li> <li>Output Current, Fan Out, (PORV)</li> <li>(2) Maximum Junction Temp. (deg C)</li> <li>Caruit Complexity - Maximum Trans.</li> </ul>	r of Gates LTR = Log (base 10) of TR = Log (base 10) of TR = ease 10) of TR = POMS = Percent of Maxim ease 10) of TR = ** = Teren to the Power of *** = Teren to the Power of **** = Teren to the the subpliker of the strategy (whichever is the smaller of the strategy is the strategy of the strategy is the strategy of t
9	MOS Digital	Figure 4-9 page 44	MOS Linear	Figure 4-11 page 46	Bipolar Digital Figure 4-13 page 48	Bipolar Linear Figurs 4-11 page 46	EY: G = Number LG = Lug (b TR = Number PORV = PORV • = Mutiple

## Table 4-7 ASIC/VHSIC Stress Derating Criteria

Downloaded from http://www.everyspec.com



Figure 4-14 Criticality Level I SOA for MOS Digital ASIC/VHSIC



Figure 4-15 Criticality Level II SOA for MOS Digital ASIC/VHSIC

56

Downloaded from http://www.everyspec.com



## Figure 4-16 Criticality Level III SOA for MOS Digital ASIC/VHSIC

57

#### 4.2 MICROPROCESSOR MICROCIRCUITS

The stress derating criteria for microprocessors was developed similarly to the ASIC/VHSIC microcircuits, with two exceptions. First, the lack of stress-failure data and reliability models for bipolar or MOS linear microprocessors precluded the development of derating criteria for these technologies. Second, the circuit complexity factor, C1, in the RA/AAT failure rate model was a function of bit count. Therefore, stress derating tables were generated for the three categories of microprocessors, 8-, 16and 32-bit, for both MOS digital and bipolar digital technologies. The differences between the criteria in each table were the results of applying the different device-specific attributes and stress-specific parameters to the failure rate equation. These attributes and parameters included temperature activation energy (PiT), circuit complexity (C1), number of package pins (C2), total transistor gate area ( $L_{TDDB}$ ) and dielectric thickness ( $L_{TDDB}$ ). The values or equations used in evaluating the device/stress-specific attributes are outlined in table 4-8.

Technology	Attribute	Value / Equation		
MOS Digital Ea Cl Cl Cl Pins C2 Transistor Gate Area Dielectric Thickness		0.35 eV 0.14 0.28 0.56 11.07 * GATES ** 0.342 2.8E-4 * PINS ** 1.08 4047 * TRANS ** 0.463 (sq um) 28.18 / TRANS ** 0.412 (kA)		
Bipolar Digital	Ea C1 C1 C1 Pins C2	0.60 eV 0.06 0.12 0.24 9.16 * GATES ** 0.377 2.8E-4 * PINS ** 1.08		

Table 4-8	Microprocessor	Device/Stress-S	specific Attributes
-----------	----------------	-----------------	---------------------

The temperature activation energies and C1 factor values were obtained directly from the tables provided by the RA/AAT final report. The relationships between pin count and circuit complexity for MOS digital and bipolar digital microprocessors are the same as the relationships associated with MOS digital and bipolar digital ASIC/VHSIC microcircuits, respectively. The circuit complexity dependence of total transistor gate area and dielectric thickness for MOS digital microprocessors are shown in figures 4-17 and 4-18, respectively.

By applying the approach outlined in Section 4.0, maximum junction temperatures and maximum supply voltages (MOS) were calculated for the two microprocessor technologies, three bit counts each, as a function of circuit complexity. Figures 4-19 and 4-20, figures 4-21 and 4-22 and figures 4-23 and 4-24 are the junction temperature and supply voltage derating curves for MOS digital microprocessors of 8-, 16- and 32-bit complexities, respectively. Figures 4-25, 4-26 and 4-27 are the junction temperature derating curves for 8-, 16- and 32-bit bipolar digital microprocessors, respectively. The solid lines on the graphs in each figure represent the best least squares fit to the calculated derating values. These equations of the lines are the new stress derating criteria for each criticality level.

It is noted here that a review of the range of complexities within each category of microprocessor showed the transistor counts varied marginally for 8-bit microprocessors (22,000 to 27,000 transistors) as compared to 16-bit (30,000 to 120,000 transistors) and 32-bit (80,000 to 1,000,000 transistors) microprocessors. Therefore, an approximate worst case 8-bit microprocessor complexity of 10,000 gates was assumed and the stress derating equations for 8-bit microprocessors were changed to the values of those equations at the 10,000 gate complexity.

Supplementing the junction temperature and supply voltage derating parameters were the stress derating parameters outlined by other derating guideline sources as shown in tables 4-9 and 4-10 for MOS digital

microprocessors and bipolar digital microprocessors, respectively. In keeping with the general approach outlined in Section 3.0, and because of the uncertainty of criticality assumed with guideline sources not specifying three criticality levels, the method for evaluating the stress derating criteria for microprocessors was the same as the method used for evaluating the stress derating criteria for ASIC/VHSIC microcircuits. Table 4-11 summarizes the new stress derating criteria for microprocessors.



Figure 4-17 Transistor Gate Area for MOS Digital Microprocessors1

61



Figure 4-18 Dielectric Thickness for MOS Digital Microprocessors¹

62

Downloaded from http://www.everyspec.com



### Figure 4-19 Junction Temperature Derating for 8-Bit MOS Digital Microprocessors

Downloaded from http://www.everyspec.com



## Figure 4-20 Supply Voltage Derating for 8-Bit MOS Digital Microprocessors
# ഗ 5.5 MOS Digital Microprocessors, 16 Bit Maximum Junction Temperature Level III Number of Gates (log number) Q Π × Level II 4 0 [] Junction Temperature (deg C) Level 1 +3.5 က 175% 50 25 150 125 100-75 O

ないのであると



## Figure 4-22 Supply Voltage Derating for 16-Bit MOS Digital Microprocessors





.

弊により

# Figure 4-23 Junction Temperature Derating for 32-Bit MOS Digital Microprocessors

Downloaded from http://www.everyspec.com

## Figure 4-24 Supply Voltage Derating for 32-Bit MOS Digital Microprocessors



## Figure 4-25 Junction Temperature Derating for 8-Bit Bipolar Digital Microprocessors



69



## Figure 4-26 Junction Temperature Derating for 16-Bit Bipolar Digital Microprocessors



### Figure 4-27 Junction Temperature Derating for 32-Bit Bipolar Digital Microprocessors

#### Table 4-9 MOS Microprocessor Guidelines

		DYNAMIC		OUTPUT	MAXIMUM	MAXIMUM
CRITICALITY		SUPPLY	FREQUENCY	CURRENT	JUNCTION	OPERATING
LEVEL	GUIDEUNE	VOLTAGE	(POMS)	(FAN OUT)	TEMP.	TEMP.
		(PORV)		(PORV)	(deg C)	(deg C)
	A&B	70	80	80	85	NL,
	C	75 *	80 *	70 (80) *	85 *	NL
(	D	75 *	80 *	70 (80) *	85 *	NL
	E	70	80	80	85	NL
	F	100	NL	80	NL	30 C FML
	A&B	85	80	85	100	NL
11	C	80 *	80 *	75 (80) *	100 *	NL
	D	80 *	80 *	75 (80) *	100 *	NL
	E	80	80	90	100	NL
	F	100	NL	90	NL	20 C FML
	<b>A</b> &B	85	90	90	. 110	NL
	C	85 *	80 *	80 (90) *	125 *	NL
111	D	85 *	80 *	80 (90) *	125 *	NL
	E	80	90	90	110	NL
	F	100	NL	100	NL	20 C FML
NONE	G	NL	90	NL	NL	85
SPECIEIED	н	(Nominal)	NL	80	110	NL
	J	NL	75	80	110	NL.
	K	70 *	80 *	80 *	85 *	NL
		(Nominai)	70	80	100	j NL
1	M	08	NL	80	125	
	VV		) 50 NI	80	125	
l	i *		I INL	19	123	

KEY:

.

FML = From Maximum Limit

POMS = Percent of Maximum Specified

NL = Not Listed

* = Complex Microcircuits

PORV = Percent of Rated Value

#### Table 4-10 Bipolar Microprocessor Guidelines

	QUIDELINE	FIXED SUPPLY VOLTAGE	DYNAMIC SUPPLY VOLTAGE (PORV)	FREQUENCY (POMS)	OUTPUT CURRENT (FAN OUT) (PORV)	MAXIMUM JUNCTION TEMP, (deg C)	MAXIMUM OPEFATING TEMP. (deg C)
1	A&B C D E F	+/- 3% +/- 3% * NL +/- 3% NL	NL NL 75 * NL NL	80 75 * 75 * 80 NL	80 70 (70) * 70 (70) * 80 70	85 85 * 85 * 85 NL	NL NL NL 30 C FML
N	A&B C D E F	+/- 5% +/- 5% * NL +/- 5% NL	NL NL 80 * NL NL	90 80 * 80 * 90 NL	85 75 (75) * 75 (75) * 90 80	100 100 * 100 * 100 * NL	NL NL NL 25 C FML
- 10	A&B C D E F	+/- 5% +/- 5% * NL Per Spec. N∟	NL NL 85 * NL NL	95 90 * 90 * 95 NL	90 80 (80) * 80 (80) * 90 90	110 125 * 125 * 115 NL	NL NL NL 20 C FML
NONE SPECIFIED	G H J K L M W X	+/- 5% NL NL NL 10 % +/- 5% +/- 0.5V	NL (Nominal) NL 70 * (Nominal) NL NL NL	90 NL 75 80 * 70 NL 50 NL	NL 80 80 * 80 * 80 80 80 80 75	NL 110 85 * 100 125 65 PORV 125	85 NL NL NL NL 30 C FML NL

KEY:

FML = From Madmum Limit

* = Complex Microcircuits NL = Not Light POMS = Percent of Maximum Specified

PORV = Percent of Relect Value

.

.

.

Classification	Derating Parameter	Level I	Level II	Level II	
SOM	Supply Voltage (volts), 8-Bit (1) Supply Voltage (volts), 16 Bit (1) Supply Voltage (volts), 32-Bit (1) Supply Voltage (volts), 32-Bit (1) <i>Frequency</i> (POMS) Output Current, Fan Out, (PORV) Max. Junct. Temp. (deg C), 8-Bit Max. Junct. Temp. (deg C), 32-Bit (2) Max. Junct. Temp. (deg C), 32-Bit (2) Circuit Complexity - Max'mum Gates	10 6(x6 / (G ** 0.440) 642 / (G ** 0.442) 80 70 (80) 120 90 60 N/A	11 760 / (G ** 0.462) 627 / (G ** 0.448) 80 75 (80) 125 125 101 N/A	13 698 / (G ** 0.438) 696 / (G ** 0.438) 80 80 (90) 125 125 125 N/A	
Bipolar	Sur-phy Voltage Frequency (POMS) Output Current, Fan Out, (PORV) Max. Junc. Temp. (deg C), 8-Bit. (2) Max. Junct. Temp. (deg C), 16-Bit (2) Max. Junct. Temp. (deg C), 32-Bit (2) Circuit Complexity - Maximum. Gates	+/- 3% 75 70 (70) 80 70 55 N/A	+/- 5% 80 75 (75) 85 70 26,000	+/- 5% 90 80 (80) 125 125 126 N/A	
KEY: G = Number of Gat	Notes: (1) Not to exceed 125	ed supplier mínimum o dea C or supplier maxi	r meximum rating mum, which ever is sn	haller	

### Table 4-11 Microprocessor Stress Derating Criteria

KEY: KEY: G = Number of Gates LG = Log (base 10) of Gatss N/A = Not Applicable POMS = Percent of Meximum Specified PORV = Percent of rated value * = Muttiplied by * = Taken to the Power of

#### 4.3 PROM MICROCIRCUITS

The stress derating criteria for PROM devices was developed similarly to ASIC/VHSIC microcircuits, with exceptions for EEPROMS. These exceptions centered on the need to include the  $L_{CYC}$  term in the failure rate model of equation (2). The differences between the criteria in each table were the results of applying the different device-specific attributes and stress-specific parameters to the failure rate equation. These attributes and parameters included temperature activation energy (PiT), circuit complexity (C1), number of package pins (C2), total transistor gate area ( $L_{TDDB}$ ) and dielectric thickness ( $L_{TDDB}$ ). The values or equations used in evaluating the device-specific and stress-specific attributes are outlined in table 4-12.

The temperature activation energies were obtained from the pre-release version of MIL-HDBK-217 Revision F. The Cl factor equations were derived by fitting the Cl factor data associated with the RA/AAT reliability models to an appropriate curve. The Cl data and best fit curves are shown in figures 4-28 and 4-29 for MOS PROMS and bipolar PROMs, respectively. The value for maximum pin count was derived by examination of current supplier

Technology	Attribute	Value / Equation
MCG	Ea Cl Pins C2 Transistor Gate Area Diclectric Thickness	0.60 eV 0.00085 ÷ 5.45E-6 * BITS ** 0.515 40 2.8E-4 * PINS ** 1.08 1.209E6 (sg um) 2.31 / BITS ** 0.175 (kA)
Bipolar	Ea Cl Pins C2	0.60 EV 0.0094 + 6.20E-5 * BITS ** 0.514 40 2.8E-4 * PINS ** 1.08 '

Table 4-12 PROM Device/Stress-Specific Attributes

Downloaded from http://www.everyspec.com

Figure 4-28 C1 Factor for MOS PROMs¹



Figure 4-29 Cl Factor for Bipolar PROMs¹



data books which described memory complexities up to one megabit. The total transistor gate area for MOS PROMs was extracted directly from the RA/AAT final report. The dielectric thickness dependence on memory complexity for MOS PROMs is shown in figure 4-30.

By applying the approach outlined in section 4.0, maximum junction temperatures and maximum supply voltages were calculated for the two PROM technologies as a function of memory complexity. Figures 4-31 and 4-32 show the supply voltage derating curves for MOS PROMs excluding EEPROMs and EEPROMs, respectively. 'The maximum supply voltage for EEPROMs is lower than the maximum supply voltage for other PROMs because it was traded off with the number of write cycles. It is noted, however, that the difference in supply voltage between EEPROMs and other types of PROMs of similar complexity is at most 0.85 volts. In the trade-off between supply voltage and number of write cycles for EEPROMs, the only guideline used was the requirement was that the supply voltage remain above 5V for all EEPROMs up to 1 Mbit complexity for any criticality level. Figure 4-33 shows the write cycle derating curves generated for EEPROMs. Since bipolar PROMs do not experience wear out due to TDDB, supply voltage derating curves are not calculated for this technology. The solid lines on the graphs in each figure represent the best least squares fit to the calculated derating values.

Supplementing the junction temperature and supply voltage derating parameters were the stress derating parameters outlined by other derating guideline sources as shown in tables 4-13 and 4-14 for MOS PROM devices and bipolar PROM devices, respectively. In keeping with the general approach outlined in Section 3.0, and because of the uncertainty of criticality assumed with guideline sources not specifying three criticality levels, only those guideline sources supplying derating criteria for three criticality levels were evaluated for inclusion in the updated guidelines. For each parameter specified by these guideline sources, a median value for the parameter was chosen. In the case where the choice was between an even

78

1





79.

Downloaded from http://www.everyspec.com





11日日 日本の一日

### Figure 4-32 Supply Voltage Derating for EEPROMs



# Figure 4-33 Write Cycle Derating for EEPROMs



#### Table 4-13 MOS PROM Guidelines

CRITICALITY LEVEL	GUIDELINE	DYNAMIC SUPPLY VOLTAGE (PORV)	FREQUENCY (POMS)	output Current (Porv)	MAXIMUM JUNCTION TEMP. (deg C)	MAXIMUM OPERATING TEMP. (deg C)
I	A&B C D E F	70 75 * 75 * 70 100	80 NL NL 80 NL	80 70 * 70 * 80 80	85 85 * 85 * 85 NL	NL NL NL 30 C FML
i	A&B C D E F	85 80 * 80 * 80 100	80 NL NL 80 NL	85 75 * 75 * 90 90	100 100 * 100 * 100 * 100 NL	NL NL NL NL 20 C FML
11	A&B C D E F	85 85 * 85 * 80 100	90 NL NL 90 NL	90 80 * 80 * 90 100	110 125 * 125 * 110 NL	NL NL NL NL 20 C FML
NONE SPECIFIED	G H J K L M W X	NL (Nominal) NL 70 * (Nominal) 80 100 Vcc +/-0.5V	90 NL 75 80 * 70 NL 50 NL	NL 80 80 * NL 80 80 75	NL 110 110 85 * 100 125 65 PORV 125	85 NL NL NL NL 30 C FML NL

KEY:

J. J. Martin

「日本」の語いので、「「「「」」のない

FML = From Madmum Limit

* = Complex Microcircuits POMS = Percent of Meximum Specified NL = Not Listed

PORV = Percent of Rated Value

١Ľ

### Table 4-14 Bipolar Prom Guidelines

CPITICALITY LEVEL	GUIDELINE	FDÆÐ SUPPLY VOLTAG <del>E</del>	DYNAMIC BUPPLY VOLTAGE (PORV)	FREQUENCY (POMS)	OUTFUT CURRENT (PORV)	MAXIMUM JUNCTION TEMP. (deg C)	MAXIMUM OPERATING TEMP. (clog C)
١	A&B C D E F	+/- 3% +/- 3% * NL +/- 3% NL	NL NL 75 * NL NL	80 NL NL 80 NL	80 70 * 70 * 80 70	85 85 * 85 * 85 NL	NL. NL NL 30 C FML
11	A&B C D E F	+/- 5% +/- 5% * NL. +/- 5% NL	NL NL 80 * NL NL	90 NL NL 90 NL	85 75 * 75 * 90 80	100 100 * 100 * 100 NL	NL NL NL NL 25 C FML
131	A&B C D E F	4:/- 5% +/- 5% * NL Per Spec. NL	NL NL 85 * NL NL	95 NL NL 95 NL	90 80 * 80 * 90 90	110 125 * 125 * 115 NL	NL NL NL 20 C FML
NONE SPECIFIED	G H J K L M ¥ X	+/- 5% NL NL NL 10 % +/- 5% +/- 0.5V	NL. (Nominaî) NL 70 * (Nominal) NL NL NL NL	90 NL 75 80 * 70 NL 56 NL	NL 80 80 * NL 80 80 75	NL 110 110 85 * 100 125 65 PORV 125	85 NL NL NL NL 30 C FML NL

KEY:

1

FML = From Maximum Limit POMS = Percent of Maximum Specified

* = Complex Microcirci. NL = Not Lister!

PORV = Percent of Reled Value

number of values, the average of the two middle values was calculated. Priority was given to those guidelines specifying advanced microcircuits, such as VLSI and gate arrays. The remaining guideline sources were used as a "sanity check" of the updated stress derating criteria. Table 4-15 summarizes the new stress derating criteria for PROM microcircuits, including the pertinent stress derating criteria from the current version of the Guidelines.

Classification	Derating Parameter	Level 1	Level 11	Level 111
R OS	Supply Voltage * (volta) (1) Supply Voltage (volta) (1) Frequency (POMS) Output Current (PORV) Maximum Junction Temp. (deg C) (2)	65.2 / (e ** 0.183) 66.0 / (e ** 0.178) 80 70 125	85.3 / (8 ** 0.199) 71.1 / (3 ** 0.176) 60 75 125	85.3 / (8 ** 0.178) 83.3 / (8 ** 0.175) 90 80 125
	Haximum Write Cycles. (3) Circuit Complexity - Maximum Bits	1.26E8 / (B ** 0.660) 1 Mbit	6.94E7 / (5 == 0.4.0) 1 Mbit	sou,uuu 1 Mbit
Bipolar	Fixed Supply Voltag: Frequency (POMS)	+/- 3X 80 72	- <del>,</del> % & K	+/- 5% 95 80
	Cutput Current (PORW) Waximum Junction Terp. (deg C) (2) Circuit Complexity - Maximum Bits	125 1 Abit	125 1 #bit	125 1 Mbit

- Number of Bits ۲ ه кет:
- (base 10) of B 8
- Applicable to EEPROMS Only
   POMS Percent of Maximum Specified
   PORV Percent of Rated Voltage
   Olvided Ry

  - - _:
- Taken To The Power Of
- Not to exceed supplier minimum or maximum rating. Not to exceed 125 deg C or supplier maximum, which ever is smaller. Applicable to EEPROMS Only. Not to exceed supplier maximum. <del>6</del>86 Notes:

# Table 4-15 PROM Stress Derating Criteria

#### 4.4 MICROCIRCUIT APPLICATION NOTES

The following application notes for advanced technology microcircuits were developed from a review of applicable literature, supplier surveys and other stress derating guidelines. These application notes may also be found in Appendix A.

#### Digital Microcircuits:

- 1. Advanced technology microcircuits are sensitive to ESD.
- 2. Unused inputs should be connected to a supply voltage or ground.
- 3. Supply filtering is required to filter out transients.
- 4. Heat sinks may be required to maintain derited junction temperatures.
- 5. Design margins should be used for input leakage (+100%), fanout (-20%) d frequency (-10%).
- 6. Good engineering judgement should be used to derate other microcircuit characteristics, including hold and propagation delay times, to produce a conservative design.
- 7. Circuit design must avoid application of reverse voltages on device leads.
- 8. Do not exceed the current density derating described by the equation Current Density = 366 / (Temperature in deg. C ** 1.67) or 5E5 A/cm², whichever is smaller, for aluminum-based metallized microcircuits for either internal circuit operation or output driver operation (see figure 4-34).
- 9. (Bipolar) Supply voltage deviations from the specified nominal will shift internal bias points which, when coupled with thermal effects can cause erratic performance.
- 10. (MOS) Input destruction may occur by shorting leads during assembly.
- 11. (MOS) High speed transients may result in parasitic bipolar latch-up.

Linear Microcircuits:

- 1. Each linear device is unique and the designer should have a thorough knowledge of its application requirements to assure that the device is operated within its performance envelope at all times.
- 2. Heat sinks may be required to maintain derated junction temperatures.
- 3. Design margins should be used for gain (-20%) and offset voltages and currents (+50%).
- 4. The circuit design must avoid application of reverse voltage on device leads.
- 5. Do not exceed the current density derating described by the equation Current Density = 366 / (Temperature in deg. C ** 1.67)

or 5E5  $A/cm^2$ , whichever is smaller, for aluminum-based metallized microcircuits for either internal circuit operation or output driver operation (see figure 4-34).



.

# Figure 4-34 Maximum Current Density for Microcircuits

#### 5.0 MIMIC DERATING GUIDELINES

For advanced technology MIMIC devices, the RA/AAT reliability models¹ can be summarized in general form by

I = PiQ * [(C1A * PiTA + C1P * PiTF) * PiA + C2 * PiE) * PiL (3)

where:

L is the MIMIC failure rate in failures per million hours, Pi $\Omega$  is the quality factor,

PiTA is the temperature acceleration factor for active devices, PiTP is the temperature acceleration factor for passive devices, PiA is the MIMIC application factor,

- PiE is the application environment factor
- PiL is the learning factor,
- CIA is the circuit complexity failure rate for active devices, in failures per million hours,
- C1P is the circuit complexity failure rate for passive devices, in failures per million hours, and
- C2 is the package complexity failure rate in failures per million hours.

A review of the literature 101-122 concerned with MIMIC failure, during the time since the RA/AAT failure rate models were generated, resulted in no change to this basic model.

The stress parameters and attributes that directly affect the calculated failure rate for a MIMIC device are embedded in the Pi and complexity failure rate factors of the reliability model. To extract the maximum stresses allowed for each criticality level from the factors in the reliability model, L in equation (3) must be set to the maximum failure rate allowed by each criticality level. Since MIMIC devices were not included in either the current version of the Guidelines or any version of MIL-HDBK-217, these maximum failure rates are not specified in table 3-3. Therefore, an alternate approach was used to bound the failure rate for each criticality level. It was noted that the maximum failure rates calculated for silicon microcircuits closely approximated the failure rates that would be calculated given probabilities of success of 0.9990, 0.9900 and 0.9000 at 10,000 hours for criticality levels I, II and III, The actual failure rates associated with these three respectively. probabilities of success are 0.1001, 1.0050 and 10.5361, respectively. These three failure rates were used in the approach for developing stress derating criteria in a fashion similar to the approach used for advanced technology silicon microcircuits. The parameters and attributes of the failure rate model actors were separated into three groups, one group for criticality-specific (CS) attributes, one group for device-specific (DS) attributes and the other group for stress-specific (SS) parameters. Table 5-1 outlines the relationship between the factors in the failure rate equation and the distinction between criticality-specific, device specific and stress-specific parameters and attributes associated with the factors.

There were two types of device-specific attributes, technology and complexity. The technology attribute of the C2 factor was handled by noting that the pin count for most MIMICs does not exceed 10 pins. The packaging technology selected was the one that gave the highest failure rate for a 10 pin package according to the RA/AAT final report. Having bound the package complexity, the circuit complexity attribute was handled by noting that the relative difference in values of the C1P factors for MIMIC devices with 11 to 100 passive elements and MIMIC devices with greater than 100 passive elements. Therefore, the C1P factor for ATMICs with greater than 10 passive elements was used to represent the C1P factor for MIMICs with 11 to 100 passive elements. Four sets of derating criteria were developed to handle the two C1A and two C1P circuit complexity categories of MIMIC devices.

Table 5-1 Attributes and Parameters of MIMIC Model Factors

Factor	Туре	Attribute / Parameter
PiQ	cs	Application Environment
PiTA	SS	Channel Temperature
PiTP	SS	Channel Temperature
PiA	N/A	Application
PiE	ങ	Application Environment
PiL	cs	Years In Production
Cla	DS	Circuit Complexity, Active Devices
ClP	DS	Circuit Complexity, Passive Devices
C2	23 25	Package Technology Package Complexity

The criticality-specific attributes included application environment and years-in-production. The application environments for the PiQ factor were S-Level, B-Level and B-Level for criticality levels I, II and III, respectively. The application environments for the PiE factor were  $S_F$ ,  $A_U$  and  $G_F$  for criticality levels I, I and III, respectively. These application environments were chosen since they were the most closely related to the application environments outlined in the current version of the Guidelines. The years-in-production attribute for the experience factor, PiL, were 2 years, 1 year and 0.75 years for criticality levels I, II and III, respectively. These years in production were chosen based upon current experience with component procurement for systems that can be categorized by the definitions given for each criticality level.

The stress-specific parameters, as mentioned previously, are the only ones that, when changed, result in a different failure rate for any given MIMIC. The channel temperature parameter was the only parameter that could be varied to obtain the maximum failure rate for the MIMIC. With the device-specific, criticality-specific and stress-specific attributes and parameters defined, the maximum channel temperature derating criteria was developed.

The criteria in the MIMIC stress derating table was the result of applying the device-specific attributes and stress-specific parameters to the failure rate equation. These attributes and parameters included temperature activation energy (PiTA and PiTP), circuit complexity (C1A and C1P) and number of package pins (C2). Table 5-2 outlines the values used in evaluating these device/stress-specific attributes.

The dependence of failure rate and probability of success at 10,000 hours of operation are shown in figures 5-1 and 5-2, respectively. By applying the approach outlined in soctions 3.0 and 4.0, the maximum channel temperature is calculated by setting  $\Im$   $\alpha$  MIIC failure rate of equation (3) to the failure rates of the three criticality levels. The channel temperature derating criteria for MIMIC devices is found in table 5-3.

✓

Table 5-2	MIMIC	Device/Stress-Specific Attributes
-----------	-------	-----------------------------------

Technology	Attribute.	Value / Equation
Gaas	Ea (Active) Ea (Passive) CIA CIP Pins C2	1.50 eV 0.43 eV 7.22 2.94 10 2.8E-4 * PINS ** 1.08





93

.



## Figure 5-2 MIMIC Propability of Success at 10,000 Hours

Downloaded from http://www.everyspec.com

94

### Table 5-3 MIMIC Stress Derating Criteria

Classification .	Derating Parameter	Level 1	Level I!	Level 111
Gaás	Maximum Channel lemp. (deg S) (1)			
	For: AE <= 100; PE <= 10 AE > 100; PE <= 10 AE <= 100; PE > 10 AE > 100; PE > 10	8888	<u>8888</u> 8	150 150 150
KEY: AE - Active	Elements			

er: AE - Active Elements PE - Passive Elements Notes: (1) Not to exceed supplier maximum.

It is noted here that the calculated derated channel temperature stress for level III mission criticality (approximately 160 to 165 deg C) was above the region of validity of the RA/AAT reliability model. Therefore, the maximum channel temperature for level III criticality was set to the maximum valid channel temperature of 150 deg C.

Since existing stress derating guidelines have purposely affected the observed failure rates of components used in applications corresponding to one of the three criticality levels, it was necessary to review the existing stress derating guidelines to determine their relevance in being included in the updated stress derating guidelines, given that the factors being derated were not explicitly included in the current failure rate models. It was determined that none of the identified fourteen guideline sources provided MIMIC stress derating criteria. Therefore, the updated stress derating criteria for MIMICs is limited to only the newly created criteria based upon the updated RA/AAT reliability models.

#### MIMIC APPLICATION NOTES

The following application notes for MIMIC devices were developed from a review of applicable literature, supplier surveys and other stress derating guidelines. These application notes may also be found in Appendix A.

- 1. The environment of the internal package cavity of the MIMIC must be kept inert.
- 2. Precautions must be observed during electrical test to prevent potential latent failure due to overstress.

#### 6.0 POWER TRANSISTOR DERATING GUIDELINES

Power transistors are designed for power amplification and handling high voltages and large currents. The main concern with power transistors is the high absolute values of power and the limitation of operation imposed by second breakdown.

Stress derating guidelines were generated for three classes of power transistors, silicon bipolar, GaAs and MOSFET. For silicon bipolar power transistors, an approach similar to the microcircuit approach was used to develop the stress derating criteria. For GaAs power MESFETs, adequate data was accumulated which allowed the generation of a temperature dependent failure rate model. For power MOSFETs, it was determined that the currently accepted derating policies were adequate in providing the margins of safety and success needed in the intended applications. Reviews of the literature¹²³⁻¹⁵⁹, supplier surveys and available stress derating guidelines from government and industry sources were used to evaluate and update the stress derating criteria for these types of power transistors.

The application notes for power transistors were also developed from a review of applicable literature, supplier surveys and other stress derating guidelines. These application notes may be found at the end of this power transistor section and in Appendix A.

#### 6.1 SILICON BIPOLAR POWER TRANSISTORS

The junction temperature,  $T_j$ , in a silicon bipolar power transistor increases as the the power increases. The maximum value of  $T_j$  is limited by the temperature at which the base region of the transistor becomes intrinsic, that is, the collector is effectively shorted to the emitter and transistor action crases. The temperature and power handling ability of a transistor can be improved by providing adequate heat sink for efficient thermal dissipation, providing a large enough emitter stripe width to

97 ·

reduce current density and preferring low voltage, high current application to high voltage, low current applications. The latter condition results in higher temperature rises at the stripe centers. Consequently, both power and junction temperature stresses need to be derated.

The use of power transistors is often limited by a phenomenon called second breakdown, which is marked by an abrupt decrease in device voltage with a simultaneous internal constriction of current. For high power devices, operation must be confined to a safe operating area (SOA) so that permanent damage caused by the second breakdown can be avoided. Figure 6-1 shows a typical SOA for a silicon power transistor operated in the common-emitter configuration. At the upper left (A), collector load lines are limited by current-carrying ability. The DC thermal limit (B) is determined from the thermal resistance  $R_{th}$  of the device,

$$R_{th} = (T_j - T_o) / P$$
(4)

where P is the power dissipated. Therefore, the thermal limit defines the maximum allowed junction temperature, where

$$R_{th}(peak) = (T_{i}(max) - T_{o}) / (I_{C} \times V_{CE}) limit$$
(5)

If T_i(max) and R_{th}(peak) are assumed constant, then

$$(I_C \times V_{CE}) \text{ limit} = (T_j(max) - T_o) / R_{th}(peak) = constant.$$
(6)

Thus a straight line relationship with slope=1 exists be the In( $I_C$ ) and  $In(V_{CE})$ . At higher voltages and lower currents, the temperature rise at the stripe center is responsible for the second breakdown, and the slope (C) is generally between -1.5 and -2. The device is eventually limited by the first breakdown voltage, or avalanche, in the SOA as indicated by the vertical line (D). For comperatures higher than  $T_O$ , the SOA is reduced. All portions of the SOA should be derated to provide margins of safety as needed for application.

## Figure 6-1 Typical Power Transistor SOA

A. . . . .



Downloaded from http://www.everyspec.com

For silicon bipolar power transistors, the MIL-HDBK-217E Notice 1 reliability  $model^{169}$  has the form

$$L = Lb * PiA * PiR * PiS * PiQ * PiE * PiT$$
(7)

where:

L is the transistor failure rate in failures per million hours, Ib is the base failure rate, PiA is the application factor, PiR is the power rating factor, PiS is the voltage stress factor, PiQ is the quality factor PiE is the application environment factor, and PiT is the temperature acceleration factor.

A review of the literature concerned with silicon bipolar power transistor failure, during the time since MIL-HDBK-217E Notice 1 failure rate models were generated, resulted in no change to this basic model.

The stress parameters and attributes that directly affect the calculated failure rate for a silicon bipolar power transistor are embedded in the Fi factors of the reliability model. To extract the maximum stresses allowed for each criticality level from the factors in the reliability model, L in equation (7) must be set to the maximum failure rate allowed by each criticality level. These maximum failure rates are specified in table 3-3. In the approach to develop stress derating criteria for silicon bipolar power transistors, the parameters and attributes of the failure rate model factors were separated into three groups, one group for criticality-specific (CS) attributes, one group for device-specific (DS) attributes and the other group for stress-specific (SS) parameters. Table 6-1 outlines the relationship between the factors in the failure rate equation and the distinction between criticality-specific, device-specific and stress-specific parameters and attributes associated with the factors.
Factor	Туре	Attribute / Parameter
Lb	N/A	Base Failure Rate (constant)
PiQ	cs	Application Environment
PiT	SS	Junction Temperature
PiE	ය	Application Environment
PiA	N/A	Application (contstant)
PiR	SS	Power Rating
Pis	SS	Voltage Stress

Table 6-1 Attributes and Parameters of Silicon Bipolar Power Transistor Model Factors

In this power transistor reliability model, there were no device-specific attributes. The only criticality-specific attribute was the application environment attribute. The application environments for the PiQ factor were JANTXV, JANTX and JAN for criticality levels I, II and III, respectively. The application environments for the PiE factor were  $S_F$ ,  $A_{\rm UF}$  and  $J_{\rm F}$  for criticality levels I, II and III, respectively. These application environments were chosen since they were the most closely related to the application environments outlined by the criticality levels in the current version of the Guidelines and resulted in the highest failure rate for the criticality level they represented.

The stress-specific parameters, as mentioned previously, are the only ones that, when changed, result in a different failure rate for the given power transistor. These parameters, junction temperature, breakdown voltage and power rating, are the ones that can be traded-off to obtain a failure rate similar to the maximum failure rate that was calculated using MIL-HDBK-217D Notice 1. As shown in table 6-2, the stress specific attributes include temperature activation energy (PiT) and voltage acceleration (PiS).

## Table 6--2 Silicon Bipolar Power Transistor Stress-Specific Attributes

Technology	Attribute	Value / Equation
Silicon Bipolar	Ea Pis	0.18 eV 0.045 * exp [3.1 * A/R]

The approach taken to develop the bounds for these stress-specific parameters first assumed the power rating was the same as the power rating used to develop the maximum failure rate (200 W). Then, the derating of the remaining stress-specific parameters associated with the other reliability model factors, namely breakdown voltage and junction temperature, were equally weighted in calculating a similar failure rate. The equal weighting of the stress parameters resulted in derating both voltage and temperature to 65%, 85% and 90% of their maximum ratings for criticality levels I, II and III, respectively. Since the conservative maximum rating for silicon bipolar power transistors is 150 deg C, the junction temperature derating for criticality levels I, II and III are 95 deg C, 125 deg C and 135 deg C, respectively.

Supplementing the breakdown voltage and junction temperature derating parameters were the stress derating parameters outlined by other derating guideline sources shown in table 6-3. In keeping with the general approach outlined in Section 3.0, and because of the uncertainty of criticality assumed with guideline sources not specifying three criticality levels, only those guideline sources supplying derating criteria for three criticality levels were evaluated for inclusion in the updated guidelines. The chaining guideline sources were used only as a "sanity check" of the updated stress derating criteria. Table 6-4 summarizes the new stress derating criteria for bipolar silicon power transistors.

# Table 6-3 Silicon Bipolar Power Transistor Guidelines

CRITICALITY LEVEL	GUIDELINE	MAXIMUM JUNCTION TEMPERATURE (dHg C)	POWER DISSIPATION (PORV)	SAFE OPERATING AREA (PORV), Vce	SAFE OPERATING AREA (PORV), k	BREAKDOWN VOLTAGE (PORV)	ON-OFF TEMPERATURE CYCLES
ł	A&B	95	50	70 Vce	60 k:	60	NL
	C	95	50	70 Vce	60 k:	NL	NL
	D	NL	NL	NL	NL	NL	NL
	E	(55 PORV)	50	70 Vce	60 k:	60	Fig. 6-4
	F	(55 PORV)	55	55 Vce	55 k:	60	Fig. 6-4
11	A&B	105	60	70 Vca	60 lc	70	NL.
	C	105	60	70 Vca	60 lc	NL	NL
	D	NL	NL	NL	N'_	NL	NL
	E	(70 PORV)	65	80 Vca	70 lc	70	Fig. 6-4
	F	(80 PORV)	80	80 Vca	80 lc	70	Fig. 6-4
11	,∧&-B	125	70	70 Vce	60 kc	70	NL
	C	125	70	70 Vce	60 kc	NL	NL
	D	NL	NL	NL	NL	NL	NL
	E	(80 PORV)	75	90 Vce	80 kc	80	Fig. 6-4
	F	(90 PORV)	90	90 Vce	90 kc	80	Fig. 6-4
NONE Specified	G H J K L M W X	60 110 125 NL 125 NL 125 NL 125	60 50 50 50 50 NL 70 NL	75 Vce 75 Vce 75 Vce 75 Vce 70 Vce 75 Vce NL 100 Vce	75 kc 60 kc 70 kc 75 kc 70 kc 75 kc NL 100 kc	NL. 65 NL NL 70 NL NL NL	NL NL NL NL NL NL NL

KEY: NL = Not Listed PORV = Percent of Rated Value

.

Table 6-4	Silicon	Bipolar	Power	Transistor	Stress	Derating	Criteria
-----------	---------	---------	-------	------------	--------	----------	----------

Classification	Verating Parameter	Level 1	Level II	Level 111
Silicon Bipolar	Maximum Junction Term. (deg C) Pewer Dissipation (PORV) Safe Operating Area (PORV)	50 50 70 Vce	125 80 75 Yee	135 70 80 Vce
	Breakdown Voitage (PORV)	60 Ic 65	65 Ic 85	70 Ic 90

۲

KEY: PORV - Percent of Rated Value

#### 6.2 GLAS POWER TRANSISTORS

Although both JFFT and MOSFET styles of GaAs transistors exist, the most common style of GaAs power transistor is the MESFET. From reviews of the available literature and supplier surveys, the primary failure mechanism for MESFETs is the interdiffusion of the deposited metal (typically aluminum or gold based) and the GaAs. Typically, the interdiffusion results in a gradual degradation in performance due to increased contact resistance, decreased drain current and reduced channel depth.

The primary stress that accelerates this process is temperature. Table 6-5 summarizes in detail the geometry, materials, ratings and life test bias conditions and results obtained from various literature and supplier sources in which the effects of temperature are well documented. It is observed that the primary failure mode has changed from one that produces catastrophic results, such as gate burn-out, to one that results in gravul degradation, such as a 5% change in  $I_{DD}$ . In most cases, an activation energy was calculated, such that a lifetime prediction could be made based on channel temperature. These predictions are shown graphically in figure It is noticed that, at high temperatures where the life test was 6-2. monitored, most of the references showed fairly consistent results. The only exception was reference 154. The mean and standard deviation of the extrapolated lifetimes from the other references enables an approximation of the probability of success to be calculated for a given temperature. The 0.5 (mean), 0.9000, 0.9900 and 0.9990 probabilities of success are shown graphically in figure 6-3. By evaluating each curve at its intersection with the 5 log-hour lifetime line (100,000 hours), and assuming the same relationship between probability of success and criticality level that was assumed for GaAs MIMICs, the maximum junction temperature can be evaluated for each criticality level. The maximum channel temperatures for GaAs power MESFETs are 85, 100 and 125 degrees Celsius for criticality levels I, II and III, respectively.

	Passivation	5102 5102 51314 51314 5102	5102 5102 51314 51314 51314 51314	Si3N4 Si3N4 NL NL NL	NL NL NL Si02/SiN	S102/S1N S102/S1N S102/S1N S102/S1N S102/S1N S102/S1N	si02/siN si02/siN si02 si02 si02 None	None None Si02 Si02 Si02	5102 5162 5102 5102
	Ohmic Mstal	AuGe-Ag-Au-Ti-Pt-Au AuGe-Ag-Au-Ti-Pt-Au AuGe-Ag-Au-Ti-Pt-Au AuGe-Ag-Au-Ti-Pt-Au AuGe-Ag-Au-Ti-Pt-Au AuGe-Ag-Au-Ti-Pt-Au	AuGe-Ag-Au-Ti-Pt Au AuGe-Ag-Au-Ti-Pt-Au AuGe-Ag-Au-Ti-Pt-Au AuGe-Ag-Au-Ti-Pt-Au AuGe-Ag-Au-Ti-Pt-Au	Auge-Ag-Au-Ti-Pt-Au Auge-Ag-Au-Ti-Pt-Au Ti-Pt-Au Ti-Pt-Au	Ti-Pt-Au Ti-Pt-Au Ti-Pt-Au Ti-Pt-Au AuGe-Ni-Ti-Au	AuGe-Ni-Tí-Au AuGe-Ni-Tí-Au AuGe-Ni-Tí-Au AuGe-Ni-Tí-Au AuGe-Ni-Tí-Au	Auge-Ni-Ti-Au Auge-Ni-Ti-Au NL Auge-Ni-Ti-Pt-Au	AuGe-Ki-Ti-Pt-Au AuGe-Ki-Ti-Pt-Au NL NL	NL NL
	Gate Metal	*****	X X X X X X X X X X X X X X X X X X X		ZZZZ	AL 71-71 11-71-11 11-71-11	Ti-Ai T:-Ai Ai Ai Ti-W-Au	Ti-4-64 Ti-4-64 Ti-41 Ti-A1 Ti-A1 A1	า พ
Meteriels	Starting Materiel	Cr Doped Cr Doped Cr Doped Cr Doped Cr Doped	Cr Doped Cr Doped Cr Doped Cr Doped	CC Doped	NL NL NL Cr Doped	C C C C C C C C C C C C C C C C C C C	Cr Doped Cr Doped NL NL	****	R R R
	Gate Fingers	35555	55555 55555 55	FFF33	고고고 2	<u>66565</u>	50×03	***	400 440
-	Gate Width (mm)	00000	~~~~~	, 2000 10.00 8.8.8	0.6 10.8 3 8	ניא ניא וא ויז <del>י</del> ק	м 9.0 4.0 4.0	44 88.955	10 IO
Geometry	Sate Length (um)	1.8 - 2.4 1.8 - 2.4 1.8 - 2.4 1.8 - 2.4	878 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	00000 888800	0000¢ 25225	0000+ NN880	00999	ਝੋਝੋ
nformation	Part Type	关구국적	≠∃≠≠₹	NL NL FLM7785-4C FLM7785-4C FLM7785-4C	FLK02246 FLX7285-4C FLX7785-4C FLX7785-4C		NL NL NL NL NL NL	보보주	AT-8140 AT-8140 AT-8140 AT-8140
Supplier 1	A ane N	보고부분부	≠≠≠≠≠	NL NL Fujitsu Fujitsu Fujitsu	Fujitsu Fujitsu Fujitsu Keć		NEC NEC Raytheon Raytheon NL	꽃목록로갈	Aventek Aventek Avantek
	REF.	1338 1338 1388 1388 1388 1388 1388 1388	138 138 134	134 134 141	141	1422	142 158 158	154 157 157	1212

Downloaded from http://www.everyspec.com

Table 6-5 GaAs Power MESFET Lifetest Data

1

KEV: NL - Not Listed

	Frequency (GHz)	00040	00000	-1 -1 00 00 00 -	6.2 6.2 8 8 0	00000	ی د.و د.و ۲.5	0. 2.5 0 0 0 0 0 0 0	
	Pout (dBm)	0500	00000	<u> 국</u> 로 국 로 국	북북북북 ⁰	00000	100 ml 135 ml	29.4-31 29.4-31 00	000
	Pin (d8m)	ခင္ဆစ္	00000	***	589 <u>4</u> 5	00000	0 40 m 55 m 25.5 dB	いい 255 255 255 255 25 25 25 25 25 25 25 25	996
	tch (deg C)	250 310 255 255	208 265 265 210 250 250	220 220 220 220 220 220 220 220 220 220	250 250 250 250 250	270 300 240 300 300	270 270 228 286 286	190 225 298 268 298 268	522 526 527
	Vds (volts)	74444	27222	22666	5555¢		8 8 0 0 0 8 8 0 0 0 9	6.18 6.32 8 8 8 8 8	R R R
lest Data	1ds (A)	0.55 0.5-0.6 0.55 0.55 0.55	0.55 0.55 0.55 25 25 25 25 25 25 25 25 25 25 25 25 2	0.55 0.55 0.5 1dss 0.5 1dss 0.5 1dss	0.5 14ss 0.5 14ss 0.5 14ss 0.5 14ss 0.5 14ss	<u>nnnn</u> 00000	0.403-0.755 0.3 0.403-0.755	0.375-0.727 0.402-0.512 0.3 0.3 0.3	א א א
Life 1	Bias	600 × 0	222222	5 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	88888	DO TARA DO TARA	88 1000 1000 1000	222
	Frequency (GHz)	XXXXX	NN 27 444	AA NII	₩₩₩₩	 	7.5 7.5 7.5	다.다.프,프,프, 다.다. 다.다.	0000
	1dss (A)	┙┽┙┽┙	NL NL 1.34-1.36 1.34-1.36	1.34-1.36 1.34-1.36 NL NL NL	로로로로	로코로로로	NL NL NL 0.9-1.6	0.9-1.6 0.9-1.6 NL NL NL	0.00
s	Vp (volts)	₹₹₹₹₹	NL NL 6.0-7.3 6.0-7.3 6.0-7.3	6.0-7,3 6.0-7,3 8L NL NL	≠±±≠≠	±≠≠±¥	(VQ=sbV) NL NL NL NL	אר אר אר (Ves=9V) אר	ដំដំដំ
ƙating	Power (U)	*****	๛๛๛๛	กกระวง	0.5 7.4 4.5 8.6	실로로보로	NL 0.25 0.50 2.2	FFF00	30 GB GB 30 GB GB
	REF.	877 877 877 877 877 877 877 877 877 877	138 134 134 134	134 134 141 141 141	141	142 142 1422 1422	142 158 158 153	154 157 157	121 121 121

Table 6-: GaAs Power MESFET Lifetest Data (continued)

Downloaded from http://www.everyspec.com

	Failure Dat	43 44								
REF.	Failure Mode	Quant f ty Stressed	Quantity Failed	Duration (hours)	Ea (eV)	Hours	tch (deg C)	Distribution Type	Mean (log hours)	Sigme (tog hours)
138 138 138 138	Burn-out Burn-out Burn-out Burn-out Burn-out	119 88 89 88 89 89 89 89 89 89 89 89 89 80 80 80 80 80 80 80 80 80 80 80 80 80	540042 86047 7400648	2000 2500 3000 2500 2500 2500	אר אר 9.80	N N N N N N N N N N N N N N N N N N N	NKK 160	log-normal cg-normal cg-normal cg-normal cg-normal	3.26 3.26 3.46 5.60	1.19 0.59 1.63 0.91 3.31
136 134 134	Burn-out Burn-out 5% Idss 5% Idss 5% Idss	55 139 56 139	×8008	1000 2000 7740 8600	0.86-1.64 1.64 NL NL	4.064 743 NI 25	208 265 NL 250 250	log-normal log-normal NL NL log-normal	4.60 2.87 NL NL 2.40 2.40	3.88 3.88 1.93 NL HL 0.32
134 134 141	5% Idss 5% Idss 5% Idss Burn-out Burn-out	27878 29878	000000	3020 6660 7250 2850 2850	1.18 1.17 1.17	6456 251 NL 2350 2350	230 230 230 230 230 230 230 230 230 230	(og-normal log-normal NL log-normal log-normal	3.81 2.40 81 3.82 3.37	0.50 0.32 0.30 0.30
141	Rurn-out Burn-out Burn-out 5% Idss Migration	, 2 ∞∞∞∞∞∞ 2	+rnoz	10,000 5040 3210 81L 81L	1.22 1.17 1.17 1.17	12,700 4330 3950 3950 1.066	230 240 140 130	log-normal log-normal log-normal kL NL	4.10 3.64 3.60 3.60 3.52	0.30 0.30 NL NL
1422	Migration Wigration Vgbd Vgbd	හ න න න න	₩₩₩₩₩	국국국국국	00000	1.256 1.256 1.456 1.456	130 130 130	¥¥₹₹₹	2.78 2.29 3.46 2.92 2.44	<b>7</b> 77777777777777777777777777777777777
142 158 158 158	Vgbd Vgbd 5x Idss 5x Idss 5x Idss dfo > 1d8	8082258	포독420	NL 810 3300 2638 2638	00000	1.0E7 1.0E7 6.0E6 6.0E6 65,000	<u>88888</u>	KL NL Log-normal Log-normal NL	3.78 3.29 3.32 2.08 3.36	NL 0,466 0,788 NL NL
154 154 157	dPo > 1dB dPo > 1dB Burn-out Burn-out Burn-out Burn-out	12 12 12 12 12 12 12 12 12 12 12 12 12 1	22225	776 2000 2000 1000 2000	1.5 1.5 8.0 8.8 8.8 8.8	1.057 11L 8.855 2.966 NL	80 NL 110 N	N. N. Log-normal Log-normal Cog-normal	2.14 0.95 3.36 2.52 2.52	NL NL 0.26 0.26 0.26
121	Burn-out Burn-out Burn-out	로보로	₹₹₹	***	1.44 1.44 1.44	10,400 3000 700	225 250 275	log-normal log-normal log-normal	3.68 3.00 2.30	1.40 1.40 1.40

Table 6-5 GaAs Power MESFET Lifetest Data (continued)

KEY: NL - Not Listed

Downloaded from http://www.everyspec.com

Downloaded from http://www.everyspec.com

## Figure 6-2 Lifetest Results for GaAs Power MESFETs



1 44



### Figure 6-3 GaAs Power MESFET Lifetime Prediction

110

Downloaded from http://www.everyspec.com

Supplementing the channel temperature derating parameter was the stress derating parameters outlined by other derating guideline sources as shown 'n table 6-6. In keeping with the general approach outlined in Section 3.0, and because of the uncertainty of criticality assumed with guideline sources not specifying three criticality levels, only those guideline sources supplying derating criteria for three criticality levels were evaluated for inclusion in the updated guidelines. For each parameter specified by these guideline sources, a median value for the parameter was chosen. In the case where the choice was between an even number of values, the average of the two median values was calculated and then rounded up. The remaining quideline sources were used only as a "sanity check" of the updated stress derating criteria. From a thorough review of the literature, it was determined that currently accepted derating policies are adequate in supplementing the channel temperature derating parameter in providing the margins of safety and success needed for the application. Table 6-7 summarizes the new stress derating criteria for GaAs power transistors.

### Table 6-6 GaAs Power Transistor Guidelines

CRITICALITY LEVEL	GUIDELINE	MAXIMUM CHANNEL TEMPERATURE (deg C)	POWER DISSIPATION (PORV)	BREAKDOWN VOLTAGE (PORV)	ON-OFF TEMPERATURE CYCLES
1	A&B C D E F	95 95 95 (55 PORV) (55 PORV)	50 50 50 50 55	60 60 60 60 60	NL NL NL Fig. 6-4 Fig. 6-4
11	A&B C D E F	105 105 105 (70 PORV) (80 PORV)	60 60 60 65 80	70 70 70 70 70 70	NL NL NL. Fig. 6-4 Fig. 6-4
111	A&B C D E F	125 125 125 (80 PORV) (90 PORV)	70 70 70 80 90	70 70 70 80 80	NL NL NL Fig. 6-4 Fig. 6-4
NONE SPECIFIED	G H J K L M W X	NL NL NL NL 82 PORV 125	NL NL NL NL NL NL 70 NL	NL NL NL NL NL 70 NL	NL NL NL NL NL NL NL

KEY: NL = Not Listed

PORV = Percent of Rated Value

## Table 6-7 GaAs Power Transistor Stress Derating Criteria

Classification Derating P	Parameter	Level 1	Leve! 11	Level 111
GaAs MESFET Maximum Ch	channel Temp. (deg C)	<u>୫</u> ୧୨ ୨	100	25
Power Diss	usipation (PORV)		66	07
Breakdown	n Voltage (PORV)		70	07

KEY: PORV - Percent of Rated Value

Ċ

#### 6.3 POWER MOGFETS

MOSFETS cannot be derated in the same way as bipolar junction transistors because the devices are constructed and operate differently. MOSFETs have considerably higher input impedance than hipolar transistors, which makes them suitable for microwave systems. MOSFETs also have a negative temperature coefficient at high current levels, resulting in the current decreasing with increasing temperature. This characteristic provides for temperature stability and prevents the FET from thermal runaway or second breakdown. Consequently, MOSFETs have found increased acceptance as power devices.

From a thorough review of the literature, it was determined that currently accepted derating policies are adequate in providing those margins of safety and success needed for the application. The stress derating criteria for power MOSFET transistors outlined by other derating guideline sources is shown in table 6-8. In keeping with the general approach outlined in Section 3.0, and because of the uncertainty of criticality assumed with quideline sources not specifying three criticality levels, guideline sources supplying derating criteria for three only those criticality levels were evaluated for inclusion in the updated guidelines. For each parameter specified by these guideline sources, a median value for the parameter was chosen. In the case where the choice was between an even number of values, the average of the two median values was calculated and The remaining guideline sources were used only as a then rounded up. "sanity check" of the updated stress derating criteria. Table 6-9 summarizes the new stress derating criteria for power MOSFET transistors.

## Table 6-8 Power MOSFET Transistor Guidelines

CRITICALITY LEVEL	GUIDELINE	MAXIMUM JUNCTION TEMPERATURE (dwg C)	POWER DISSIPATION (PURV)	SAFE OPERATING AREA (PORV), Vce	SAFE OPERATING AREA (PORV), IC	BREAKDOWN VOLTAGE (PORY)	ON-UF TEMPERATURE CYCLES
1	A&B C D E F	95 95 NL (55 PORV) (55 PCRV)	50 50 NL 50 55	NL N. NL 55 Vcc	NL NL NL NL 55 IC	60 60 NL 60 60	NL NL NL Fig. 8-4 Fig. 6-4
H	A&B C D E F	105 105 NL (70 PORV) (80 PORV)	60 60 NL 65 90	NL NL NL 80 Vce	NL NL NL 80 k	70 70 NL 70 70	NL NL NL Fig. 6-4 Fig. 6-4
IH	A&B C D C	125 125 NL (80 PO:TV) (90 PO:TV)	70 70 NL 80 90	NL FIL NL Sũ Vca	NL NL NL NL 90 IC	70 70 NL 80 80	NL NL NL Fig. 6-4 Fig. 6-4
NCME 8PECIFIED	G H K L M W X	60 110 110 125 NL 125 NL 125	60 50 50 50 50 NL NL NL	75 Vce 75 Vce 75 Vce 75 Vce (75 Vds) 76 Vce NL NL 100 Vcu	75 IC 69 IC 70 IC (75 Id) 70 IC NL NL 100 IC	NL 65 NL 70 75 70 NL	NL NL NL NL NL NL NL

KEY NI = Not Listed

)

PORV = Percent of Palled Value

# Table 6-9 Power MOSFET Transistor Stress Derating Criteria

Classification	Derating Parameter	Levei I	Level 11	Level :11
silicun MOSFET	Maximum Junction Temp. (deg C) Power Dissipation (PNRV) Breekdown Voitage (PNRV)	\$ 5 3	120 65 70	33 23

KEY: PORV - Percent of Rated Value

#### 6.4 POWER TRANSISTOR APPLICATION NOTES

The following application notes for power transistors were developed from a review of applicable literature, supplier surveys and other stress derating guidelines. These application notes may also be found in Appendix A.

- 1. Power transistors may be sensitive to ESD.
- Design margins should be used for gain (+/- 10% for screened devices; +/- 20% for unscreened devices), leakage current (+100%), switching times (+ 20%) and saturation voltage (+/- 15%).
- 3. Heat sinks may be required to maintain derated junction/channel temperatures.
- 4. SOA curves, adjusted for junction/channel temperature, should not be exceeded under any transient conditions.
- 5. The number of on-off cycles (temperature cycles) should be limited according the derated power as shown in figure 6-4.



## Figure 6-4 On-Off Cycling Limits for Power/Pulse Transistors

-

Downloaded from http://www.everyspec.com

#### 7.0 RF TRANSISTOR DERATING GUIDELINES

RF pulse transistors and RF multitransistor packages have typically operated in the low microwave frequency range and have been largely silicon NHN transistors. However, because of the advances in performance and reliability of GaAs transistors, many of the silicon RF pulse transistors are being replaced by GaAs MESFETS.

Some of the critical parameters and construction details for RF pulse and microwave transistors include current gain, switching time, doping level in the base, maximum open circuit voltage (breakdown voltage), off impedance, on impedance, emitter stripe width, base thickness package and wafer parasitics and active area geometry, including interdigitated, overlay and mesh types.

pulse transistors includes Significant failure mechanisms of RF electromigration, corrosion, intermetallic formation on bonds, reverse junction leakage and secondary breakdown. Narrow base widths can result in collector emitter shorts due to temperature accelerated diffusion spikes and pipes if bulk silicon defects such as dislocations and stacking faults Thermal resistance problems can occur on RF transistors and are present. attention to die size, die attach method, package type and application, heat sinks and air flow are important factors relating to the derating criteria. It is noted that the newer device styles are more powerful, more sensitive and cover greater bandwidths, although the basic technologies are Therefore, the updated stress derating criteria for RF pulse the same. transistors and RF multitransistor packages has not changed from the current stress derating criteria, with the exception that perhaps greater attention to detail is required. This attention to detail is highlighted in the following two examples.

In this example, a thermal runaway failure was observed in a microwave multitransistor (NPN) package (see figure 7-1). In this package, two 4-transistor arrays were mounted next to each other. During the failure analysis, it was determined that in the assembly operation, the second array was not mounted properly. The array was sitting on top of the edge of the first array (see figure 7-2). The greatly increased thermal resistance at that end of the array resulted in thermal overstness and eventual catastrophic failure of the multitransistor package.

Other than this analysis, no additional information was accumulated on RF multitransistor packages that indicated a difference between the behavior of RF multitransistor packages and RF single transistor packages. Therefore, it is concluded that the stress derating for these packages should be no different than for RF single transistor packages. It is recommended that the stress derating criteria and associated application notes for RF transistors outlined by the current version of the Guidelines should be followed for RF multitransistor packages.

In a second example, failure analysis performed on 118 RF pulse transistor field failures of SPS-40 transmitters identified 76 of the failures to be related to MOS capacitor overvoltage, high RF voltages due to reflection, transistor mismatch and thermal increases due to reduced die attach. A detailed thermal analysis identified worst case junction temperatures of 87 degree Celsius, well within the required cerating. The RF transistors were rated at 50 volts and were not expected to see more than the transistor emitter-wase breakdown voltage of 6 volts. However, it was possible to develop R² voltages across the MOS capacitors considerably higher than the emitter-have breakdown voltage when looking at 35 watts of pulsed 450 MHz prwer.  $T \propto$  emitter-base junction breaks down without damage, but the capacitor dielectric breaks down as an irreversible short. Good engineering practices need to supplement any derating policy in order to obtain an acceptable level of safety and success.



Figure 7-1 Catastrophic Damage in an RF Multitransistor Package

Figure 7-2 Assembly Problem Resulting in Thermal Runaway



Although studies are being performed 160-163 to better understand the effects of peak pulse power per unit gate width, the number of pulses in a pulse train and the duty cycle of the pulse train on the failure rate of RF pulse transistors, the data from these studies does not provide enough insight into modifying current stress derating guidelines for RF pulse transistors.

The stress derating criteria for RF pulse transistors was developed similarly to the stress derating criteria for power transistors. The channel temperature stress derating developed for GaAs power MESFETs is also considered applicable for the GaAs RF pulse transistors. The stress derating criteria for RF pulse transistors outlined by other derating quideline sources is shown in tables 7-1 and 7-2 for silicon bipolar RF pulse transistors and GaAs pulse MESFETs, respectively. In keeping with approach outlined in Section 3.0, and because of the the general uncertainty of criticality assumed with guideline sources not specifying three criticality levels, only those guideline sources supplying derating criteria for three criticality levels were evaluated for inclusion in the updated quidelines. For each parameter specified by these quideline sources, a median value for the parameter was chosen. In the case where the choice was between an even number of values, the average of the two median values was calculated and then rounded up. The remaining quideline sources were used only as a "sanity check" of the updated stress derating criteria. Table 7-3 summarizes the new stress derating criteria for RF pulse transistors.

## Table 7-1 Silicon Bipolar RF Pulse Transistor Guidelines

CRITICALITY LEVEL	QUIDELINE	MATOMUM JULI-OTION TEMPERATURE (deg C)	POWER DISSIPATION (PORV)	SAFE OPERATING AREA (PORV), Voe	SAFE OPERATING ASEA (PORV), 11	BREAKDOWN VOLTAGE (PORV)	ON-OFF TEMPERATURE CYCLE8
I	A&B	85	50	7C Vce	50 k	60	NL
	C	95	50	NL	NL	60	NL
	D	NL	NL	NL	NL	NL	NL
	E	NL	NL	70 Vce	60 k	60	Fig. 6-4
	F	(55 PORV)	55	55 Vce	55 k	60	Fig. 6-4
H	A&B	105	60	70 Vce	60 IC	70	NL
	C	105	60	NL	NL,	70	NL
	D	NL	NL	NL	NL	NL	NL
	E	(70 PORV)	NL	70 Vce	S0 IC	NL	Fig. 5-4
	F	(80 PORV)	80	80 Vce	80 IC	70	Fig. 6-4
W	A&B	125	76	70 Vce	60 k	70	NL
	C	125	70	NL	NIL	70	NL
	D	NL	NL	NL	NL	NL	NL
	E	(80 PORV)	NL	70 Vcs	60 k	NL	Fig. 6-4
	F	(60 PORV)	<del>5</del> 0	90 Vce	90 k	80	Fig. 6-4
NONE SPECIFIED	G H J K L W W X	NL NL 110 NL 125 NL NL	NL NL 50 NL 50 NL 70 NL	NL NL 75 Vce NL 70 Vce 75 Vce NL NL	NL NL 70 IC NL 75 IC 75 IC NL NL	NI. NL NL 70 NL NL NL NL	NL NL NL NL NL NL NL NL

「「「「「「「「」」」

KEY; NL = Not Lated

PORV = Percent of Raled Value

.

· .

.

## Table 7-2 GaAs RF Pulse Transistor Guidelines

CRITICALITY LEVEL	GUIDEUNE	(AAXIMUM CHANNEL TEMPERATURE (Gog C)	POWER DISSIPATION (PORV)	BREAKDOWN VOLTAGE (PORV)	ON-OFF TEMPERATURE CYCLES
I	A&B C D E F	95 95 95 (55 PORV) (55 PORV)	50 50 50 50 50 55	60 60 60 60 60	NL NL NI. Fig. 6-4 Fig. 6-4
11	A&B C D E F	105 105 105 (70 PORV) (80 PORV)	6U 60 65 80	70 70 70 70 70 70	NL NL NL Fig. 6-4 Fig. 6-4
(11	A&B C D E F	125 125 125 (80 PORV) (90 PORV)	70 70 70 80 90	70 70 70 80 80	NL NL NL Fig. 6-4 Fig. 6-4
NONE SPECIFIED	G H J K L M W X	NL NL NL NL NL 82 PORV NL	NL NL NL NL NL 70 NL	NL NL NL NL NL 70 NL	NL NL NL NL NL NL NL

KEY: NL = Not Lister)

PORV = Percent of Rated Value

# Table 7-3 RF Pulse Transistor Stress Derating Guidelines

Classification	Derating Farameter	Level I	Level II	Level III
Silicon Bipolar	Maximum Junction Terry. (deg C) Power Dissipation (PORV) Safe Operating Area (PORV)	25 20 20 Vce	125 60 70 Vce	135 70 70 Vce
	Breakdown Yoltage (PORV)	60 1c 65	60 Ic 85	60 Ic 90
Gcás MESFET	Maximum Charnel Temp. (deg C) Power Dissipation (PORV) Breakdown Voltage (PCRV)	85 50 60	100 60 70	125 70 70

KEY: PORV - Percent of Rated Value

#### APPLICATION NOTES

•]*

The following application notes for RF pulse transistors were developed from a review of applicable literature, supplier surveys and other stress derating guidelines. These application notes may also be found in Appendix A.

- 1. RF transistors may be sensitive to ESD.
- 2. Design margins should we used for gain (+/- 10% for screened devices; +/- 20% for unscreened devices), leakage current (100%), switching times (+ 20%) and saturation voltage (+/- 15%).
- 3. Heat sinks may be required to maintain derated junction/channel temperatures.
- 4. The design may require exceeding voltage and power derating limits, but junction/channel temperature limits should be observed at all times.
- 5. The number of on-off cycles (temperature cycles) should be limited according the derated power as shown in figure 6-4.

#### 8.0 OPIO-ELECTRONIC DEVICE DERATING GUIDELINES

The approach to the development of the stress derating criteria for opto-electronic components was initiated in a fashion similar to the approach used for silicon bipolar power transistors. However, it was realized that the differences between the reliability models of MIL-HDBK-217D Notice 1 and MIL-HDBK-217E Notice 1 resulted in up to several orders of magnitude difference in (improved) predicted failure rates. The quality factor had changed 2400% to 7000%, and the PiT factor of MIL-HDBK 217E Notice 1 utilizes an activation energy of approximately one third of the activation energy used in MIL-HDBK-217D Notice 1. The use of the silicon bipolar power transistor approach to stress derating would have resulted in virtually no stress derating required to meet the failure rates that were considered acceptable at the time the current version of the Guidelines was released. As an alternative approach, the development of updated "acceptable" failure rates for the three criticality levels was considered. The failure rates that can be obtained by applying currently accepted derating guidelines to the reliability models were deemed to be as "acceptable" as any other values chosen. Therefore, without having to do failure rate calculations and the reverse stress analysis, the the currently accepted guidelines become the updated stress derating criteria

The stress derating criteria for opto-electronic devices, including photo transistors, photo diodes, opto-electronic couplers, injection laser diodes and light emitting diodes, was developed by consensus of current stress derating guideline sources, as outlined in section 3.0. The stress derating criteria for opto-electronic devices outlined by other derating guideline sources is shown in table 8-1. In keeping with the general approach outlined in Section 3.0, and because of the uncertainty of criticality assumed with guideline sources not specifying three criticality levels, only those guideline sources supplying derating criteria for three criticality levels were evaluated for inclusion in the updated guidelines. Table 8-2 summarizes the new stress derating criteria for opto-electronic devices. ...,

		Derating Pu	srametars foi	r: (See Key	Bel oy)					
		Photo- Trans.	APD Díode	G NId	iode	Opta- Coupler	Injection L	aser Diode		
Crit. Level	Guideline	•	-	-	2	**	-	m	-	4
•••	≪ ぷつ <b>ヷ</b> ゚゚゚	ML KL ML SS POKV)	95 95 NL NL NL	95 95 81 81 81 81 81	F 65 F 23	NL NL NL (55 PORV) NL	88 % ¥ ¥ ¥	F 25 F 22	95 95 95 81 81 81	222444
1	<b>▲</b> あいひπr α	NL NL NL (70 PL (70 FOR'))	105 105 11 (71) PORV)	105 105 NL (70 PORV)	20 80 80 80	NL NL NL (70 PORV)	105 105 ML	88 ¥ 8 ¥	105 105 105 AL (70 PORV)	88독록
111	も よらりをそ も	NL NL (80 PORV) NL	125 125 NL (80 PORV) NL	125 125 NL (BO PORV)	26433 26433	HL NL NL (BC PORV) NL	110 110 110 110	85 ¥ 29	110 110 110 80 PORV) NL	おびれれれ
None Specified	אנצראיצט	******	มม 255 มหาร 255 ม	*******	*******	****	A R R R R R R R R R R R R R R R R R R R	<b>H S H H H S H</b> K	10 10 10 10 10 10	75 75 75 75 75 75 75 75 75 75 75 75 75 7
KEY: Oerat 1 3 3 4	ting Paramete Maximum Ju Reverse Vo Power Outp	rrs נותכיז[on Tempe לונפספ (PORV) אור (PCRV)	ersture (deg ) )t (?0RV)	c)	N SOG	- Not Lister - Percent o:	f Rated Value			-

## Table 8-1 Opto-electronic Device Guidelines

:

# Table 8-2 Opto-electronic Device Stress Derating Guidelines

Classification	Cerating Parameter	Levei 1	Level II	Level III
Photo Transistor	Maximum Junction Terp. (PORV)	55	2	80
Phota Jicde, APD	Maximum Junction Terp. (PORV)	55	2	68
Photo Dicde, PIN	Maximum Junction Terp. (PORY) Reverse Voltgae (PORV)	55 70	88	80 76
Opto-couple:	Maximum Junction Temp. (PORV)	55	20	80
Injection Laser Diode	Maximum Junction Terp. (PORV) Power Output (PORV)	55 59	2 9 9	52 62
LED	Maximum Junction Terp. (PORV) Average Forward Current (PORV)	55 50	70 65	<del>к</del> к

KEY: PORV - Percent of Rated Value

### OPTO-ELECTRONIC DEVICE APPLICATION NOTES

The following application notes for opto-electronic devices were developed from a review of supplier surveys and other stress derating guidelines. These application notes may also be found in Appendix A.

### Hoto Diodes:

1. The gain of APDs should be derated by 3 dB to account for gradual efficiency degradation and shifts in the operating point.

#### Opto-complers:

- 1. External bypassing may be necessary to prevent damaging internal oscillation due to very high gain circuitry within the opto-coupler.
- 2. Allow for 15% degradation in opto-coupler current transfer ratio (CIR) over the service life of the design. This degradation is especially prevalent at low drive current. The input drive current should be well above the turn-on point.

Light Emitting Diodes (LEDs)

- 1. Current limiting is required (using a series resistor).
- 2. Half or full wave rectified AC sine wave is not recommended for LED drive current. If rectified AC is used to drive LEDs, the peak value of the current must never exceed the allowable DC current maximum.

Injection Laser Diodes (IIDs)

- 1. Power supplies for TLDs must be carefully designed to completely eliminate current pulses which may cause catastrophic facet damage.
- 2. Output power should be given a 3 dB margin to account for gradual degradation of the device.
- 3. Hechanical stress, such as thermal or mechanical shock and vibration, cause crystal lattice defects (dark lines) to grow. Stress screening can be used to eliminate devices with these defects.
- 4. Excess optical power of ILDs will damage facets and will destroy the device. Note that optical power output is strongly temperature dependent and must be monitored and controlled to assure safe operation.
- 5. For  $SiO_2$  glassivated devices, the integrity of the package hermetic seal must be maintained to prevent moisture absorption which will degrade performance.

### 9.0 PASSIVE COMPONENT DERATING GUIDELINES

The passive components of interest to this study were hybrid deposited film resistors, chip resistors (RM) and chip capacitors, both ceramic (CDR) and tantalum (CWR). Stress derating guidelines were developed for the chip resistors and chip capacitors only. Because no stress-failure information on hybrid deposited film resistors was identified by the literature courch, supplier surveys, other stress derating guideline sources or accumulated field failure data, no stress derating guidelines for hybrid deposited film resistors could be developed.

The stress derating criteria for the chip resistor and chip capacitor was developed from a review of current stress derating guideline sources, as outlined in section 3.0. This approach was taken after finding virtually no information in the literature search¹⁶⁶⁻¹⁶⁷ concerning stress-failure relationships of these passive components, and confirmation by suppliers that these components (virtually) do not fail. The stress derating criteria for these passive devices outlined by other derating quideline sources is shown in table 9-1. It is noted that none of the five guideline sources that typically specify three criticality levels outlined stress derating criteria for chip capacitors. Therefore, the updated stress derating for chip capacitors is based upon best engineering judgement biased by the guideline sources providing only one criticality level criteria. The stress derating criteria for chip resistors was developed in fashion similar to that for opto-electronic devices. а Table 9-2 summarizes the new stress derating criteria for chip resistors and chip capacitors.

smetters for: (See Key Below)	p Capacitor (CDR) Tantalum Chip Capacitor (CWR) Chip Resistor (RM)	2 3 1 4 5	ML M	HL NL	H H H N S EN S EN S EN S EN S EN S EN S	60 NL NL NL NL   NL NL NL <td< th=""><th><pre>inture (deg C)</pre></th></td<>	<pre>inture (deg C)</pre>
	hip Capacitor	2	ਫ਼ਫ਼ਫ਼ਫ਼		ਡੋਡੋਫ਼ੋਡੋਡੋ		Not Listed From Maximu Percent of
Selow)	Tentelum Ch	~	로부록목록	****	≠±±±±	R H H 70 85 85 85 85 85 85 85 85 85 85 85 85 85	NL
srametters for: (See Key	Chip Capacitor (CDR)	<b>M</b> 1	****	고보보보보	⊒₹⋜₹₹	≠≠≠≠≠≠≠≠	6
		5	****	붚보호보보	***	<b>੪</b> ≭ ≆ ੪ <del>≭</del> ੪ <del>≭</del> 8 <del>≭</del>	erature (deg (PORV)
Derating Pa	Ceramíc Ci	-	****	<b>ਤ ਤ ਤ ਤ</b> ਤ	<b>ま</b> ぇ え え え	83 F F 7 F F 85 F P 64	rs rs ersting Temp (PO&V) rge Voltage
		Guidel fre	<b>み</b> まいりまた。 あ	κ «*ιοςων α	≪ ≪ 10	XEXLACIO	ing Parameter Maximum Op DC Volvage
		Crit. Level		=	Ξ	None Speci fied	KEY: Derat

Ì.

## Table 9-1 Passive Device Guidelines

2

132

ı

Classification	Derating Perameter	Level 1	Level 11	Level 111
Thick/Thin Film (RM)	Maximum Gperating Temp. (PORV) Power (PORV) Voltage (PORV)	83 50 75	8 8 8 7 7	388
KEY: FOKV - Perci	ent of Rated Value			

	Paraneter	Level I	Level 11	Levei 111
Ceramic Meximum Or (COR) DC voltage	perating Temp. (PCKV) e (PORV)	20 20 09	\$\$	85 60
Sciid Tantalum Maximum Or (CVR) DC Voltage	perating Temp. (deg C) e (PoRV)	85 60	ଞ	85 60

KEY: PORV - Percent of Rated Value

# Table 9-2 Passive Device Stress Derating Criteria

#### PASSIVE DEVICE APPLICATION NOTES

The following application notes for passive devices were developed from a review of supplier surveys and other stress derating guidelines. These application notes may also be found in Appendix A.

#### Chip Resistors:

- 1. Chip resistors are sensitive to ESD.
- 2. The design should tolerate a 2% shift in resistance value.
- 3. Proper trimming is required to prevent latent failure in low noise applications.
- 4. Resistor stacking should be avoided.
- 5. For pulse applications, the average power calculated from pulse magnitude, duration and repetition frequency is used to establish the power derating requirement.
- 6. Pulse magnitude should be used to establish voltage derating requirement.
- 7. Film temperatures must stay below 150 degrees Celsius.
- 8. Voltage stress should stay less than 2 volts/mil.
- 9. Power density should stay less than 200 W per square inch.
- 10 "The effective resistance value will be reduced when used at frequencies over 200 MHz because of shunt capacitance between the resistive elements and the connecting circuits.

#### Chip Capacitor:

- 1. The sum of the peak AC voltage plus any DC bias voltage must not exceed the maximum derated operating voltage.
- 2. Precautions cutlined in MIL-SID-198E should be followed.
- 3. (Ceramic) A design tolerance of +/- 12% should be allowed.
- 4. (Tantalum) A design tolerance of +/- 8% should be allowed.

#### 10.0 SAW DERATING GUIDELINES

The stress derating criteria for SAW devices was developed from a review of current stress derating guideline sources, as outlined in section 3.0. This approach was taken after finding virtually no information in the literature search¹⁶³ concerning stress-failure relationships of these SAW devices. The stress derating criteria for these SAW devices outlined by other derating guideline sources is shown in table 10-1. It is noted that the four of the five guideline sources that outline stress derating criteria for SAW devices are split between two sets of input power derating. Therefore, the updated stress derating for SAW devices is based upon the most recent update of these guidelines. Table 10-2 summarizes the new stress derating criteria for SAW devices.

### SAW DEVICE APPLICATION NOTES

The following application notes for SAW devices were developed from a review of supplier surveys and other stress derating guidelines. These application notes may also be found in Appendix A.

- 1. SAW devices may be sensitive to ESD.
- 2. Integrity of the hermetic package must be maintained.
- 3. The design should not subject the SAW device to the rated maximum of shock, vibration and temperature cycling.

## Table 10-1 SAW Device Guidelines

and the second sec						
CRITICALITY LEVEL	GUIDELINE	INPUT POWER (< 100 MHz) (dBm FML)	INPLIT POWER (>100 MH2) (dBm FML)	INPL/T POWER (<500 MHz) (dBm FML)	INPUT POWER (>500 Mhz) (aBm FML)	OPERATING TEMPERATURE (deg C)
i	A&B C D E F	20 NL NL 20 NL	10 NL NL 10 NL	NL 18 18 NL NL	NL 13 13 NL NL NL	NL 125 125 NL NL
ŝl	A&B C D E F	20 NL NL 20 NL	10 NL NL 10 NL	NL 18 18 NL NL	NL 13 13 NL NL	NL 125 125 NL NL
III	A&B C D E F	20 NL NL 20 NL	10 NL NL 10 NL	NL 18 18 NL NL	NL 13 13 NL NL	NL 125 125 NL NL
NONE SPECIFIED	AZTXLI0	NL NL NL NL 20 NL	NL NL NL NL NL 10 NL	NL NL NL NL NL NL NL	NL NL NL NL NL NL NL	NL NL NL NL NL NL NL NL

KEY: NL = Not Listed

FML ~ From Maximum Limit
# Downloaded from http://www.everyspec.com

# Table 10-2 SAW Device Stress Derating Criteria

Classification	Derating Parameter	Level 1	Level 11	Level 111
(ALL)	Input Power (<500 MMz) (FML) Input Power (>503 MMz) (FML) Operating Temperature (dcg 2)	+18 -38m +13 -38m 125	+18 d8m +13 d8m 125	+18 d8m +13 d8m 125

KEY: FML + From Maximum Limit

137

.

# 11.0 DERATING VERIFICATION

To determine the validity of the stress derating criteria, field failure data was gathered on the component types of interest to this study. Because of the difficulty in verifying space system failures, and the unavailability of consistent ground based system failure data, only avionics system failure data was collected and reduced to observed failure rates. Therefore, the verification of the effectiveness of the stress derating criteria was limited to criticality level II criteria.

The avionics systems in question included the AN/APG-66 and AN/APG-68 radars and the ALQ-131 radar jammer. The field failure data was retrieved for the years of 1988 and 1989, in which over 1500 sorties were flown for each system. In reducing the data it was understood that, although the retest OK (RTOK) failures were not included in this failure summary, not all the remaining failures were verified. This lack of verification may result in observed failure rates that are much higher than actual failure rates. This scenario is typically true for the resistors and capacitors which tend to be removed along with associated suspect failed components as a lower risk option to leaving them in place and risk another rework cycle.

Table 11-1 outlines the component types and the observed failure rates based upon the number of failures observed and the total number of device hours of operation each component type had experienced. It is noted that this observed failure rate is based upon part removals and not necessarily verified failures. Also included in table 11-1 is the predicted failure rate for criticality level II components. These predicted failure rates were generated in the same fashion as the failure rates outlined in table 3-3. Table 11-2 includes the factor values and rationale used to generate the failure rates, based on MIL-HDEK-217D Notice 1 and utilizing the stress derating criteria of the current version of the Guidelines. It is observed that, for the most part, the observed failure rate was comparable to or less than the predicted failure rate of the component. The exceptions included thick film chip resistors and ceramic chip capacitors.

Downloaded from	http://www.everyspec.com
-----------------	--------------------------

Device Type	Observed Failures	Total Device-Hours	Observed Failure Raúe	Expected Failure Rate
PROM	32	14,897,252	2.1480 fpmh	22.7459 fipmh (1)
Power Transistor	20	7,614,569	2.6265 fpmh	2.8023 fpmh (2) 1.2917 fpmh (3)
RF Transistor Opto-coupler	90	13,863,750 361,178	2.1639 fromh 2.7687 fromh	2.3400 fpmh (4) 832.00 fpmh 9.6690 frmh
LED Chin Docietor Briot Bill	0	236,000	<3.3784 fpmh	0.8493 fpmh
Chip Resistor, Thin Film	077 7	213,801,532	1.0571 fpmh 0.0296 fpmh	0.0204 fromh 0.0294 fromh
Chip Capacitor, Ceramic	2	7,990,390	0.8761 frmh	0.0971 fpmh

KEY: fpmh - failures per million hours

MOS PROM Notes:

Bipolar PRCM E Q Q F

Silicon Bipolar

.

Silicon MoSIEI

.

.

	Factors										failure
	Base FR	laun	. Com.	Temp.	Env. Ap	pl. P/R	Volt.	H Net	F&POP	Cap.	Rate (Lambda)
Device Type	(LambdaB	C (P10	(c1)	(P1T)	(PIE) (P	(A) (PIR)	(P1S)	(Fim)	(PIF)	(PICV)	(failures /10 ⁻ 6 Hrs)
Bipolar Power Transistor	0.002	0.24	1.0	N/N	65.0 1.	50 5.00	1.20	N/A	N/H	N/A	1.2917
Silicon Power MOSFET	0.1600	0.24	1.0	N/A	65.0 1.	50 N/A	N/N	V/N	N/A	N/A	2.3400
RF Transistor	0.1000	2.00	N/A	3.25	8,0 4.	00 N/N	N/A	4.0	10.0	A/M	832.00
Opto-coupler	0.074	0.02	N/A	3843	17.0 N	A/N A/A	N/N	N/A	N/N	N/A	9.6690
LED	0.0007	0.02	N/A	3843	17.0 K	A N/A	N.'A	N/A	N/A	N/A	0.8493
Resistor, Fixed Film	0.034	0.30	N/A	N/N	20.0 N	/A 1.00	N/N	N/A	N/N	V/N	0.0204
Capacitor, Ceramic	0.0071	0.30	N/N	V/N	24.0 N	A/H A/	N/N	N/H	N/A	1.90	0.0971
	Rational										
	oual.	Com.	Temp.	Env.	Apt.	P/R	Volt.	M Net	F&POD	Cap	
Device Type	(0}d)	(c1)	(114)	(Pie)	(P1A)	(PiR)	(PIS)	(Pik)	(PfF)	(PICV)	
Sipolar Power Transistor	JANTX	Single	H/A	AUF	Linear	200 Watts	s2=.7	N/N	× ×	NH NH	
Silicon Power MOSFET	JANTX	Single	N/N	AUF	Linear	N/A	N/N	N/A	N/N	N/N	
RF Transistor	JANTX	N/N	105C,R=.7	AUF	Duty>30%	N/N	N/N	No Mat.	6 P	N/N	
Opto-coupler	JANTX	N/A	105 C	ARU	N/A	N/N	N/A	V/N	N/N	N/N	
LED	Herm.	N/A	105 C	ARU	N/N	N/A	N/N	N/A	N/N	N/N	
Resistor, Fixed Film	٩	N/A	4/H	ARU	N/A.	<110 Kohm	N/A	N/N	N/N	H/A	-
Capacitor, Ceramic	٩	N,'A	N/A	ARU	R/A.	N/A	N/N	N/N	N/N	1.1uf	

KEY: N/A = Not Applicable

# Table 11-2 Maximum Failure Rates For Criticality Level II

Even if the unverified failure rates of the components are greater than their actual failure rates, then it would be reasonable to assume the system design engineer has been fairly successful utilizing the stress However, with perhaps the exception of the RF derating criteria. transistors which have a two order of magnitude difference between observed and expected failure rates, lesign engineer may not be guard banding the design more than that requ by the derating quidelines. Therefore, either the stress derating guidelines must err on the conservative side or the system design engineer must be more knowledgeable of which stresses are the most critical. In the development of the updated stress derating increased flexibility was provided in the stress derating criteria. criteria such that the system design engineer may be more sensitive to the way stresses affect the reliability of his design.

Based on the data of table 11-1, it is difficult to conclude that the stress derating criteria had completely fulfilled its intent in keeping the component failure rate below a specific level for the given mission criticality. However, it is encouraging that, with the lack of verification of the assumptions concerning the failures, the observed failure rates are close to the expected failure rate target.

It is noted here that not all the device types listed in table 1-1 are included in table 11-1. The failure rate analysis could not be performed on several of the components in question for the following reasons. First, some parts (MIMICs) were not used in these systems. Second, the database structure for part traceability depends on Westinghouse internal part numbers that must be examined to determine component type (i.e., ASIC, PROM, chip capacitor, etc.). To perform this task as stated would be costly and out of scope for this contract. Therefore, an alternate approach was used to collect the failure data.

This approach first identified as many internal part numbers for each component type as possible. Then, these part numbers were compared to the as-designed parts list for each system. If a match existed, the failure

database was searched to identify the number of failures and the total operate time of the component. Unfortunately, if the initial list of component internal part numbers was not complete, it is possible that, although the component type was used in the system, it would appear as though that component type was not used.

## 12.0 ALTEPNATE APPROACH

It is well understood that to determine the influence of each component failure on the criticality of a mission would require a complete failure modes and effects analysis (FMEA). It is also well understood that, depending upon ...e architecture of a system, it is possible to have the same style of component in two circuits of different criticality. In one circuit, failure of the component may result in total mission failure. In the other circuit, failure of the component may result in only degraded However, because the system mission is of level II performance. criticality, for example, the application stresses applied to both components are derated according to the level II derating criteria. Actually, the mission-critical component might have been better derated according to level I criteria and the other component might have been better derated according to level III criteria. By choosing only level II criteria for both components, the mission is potentially in more jeopardy due to component 1 and the circuit design is overly constrained due to Unfortunately, this scenario is valid for most system component 2. designs, and deciding which criticality level should be used for which component in a given application is futile. An alternate approach to stress derating of components that can address this dilemma is proposed.

It is typical, early in the design phase, to perform a reliability prediction on the system and allocate the reliability requirement to its subsystems. In many cases, these allocations are flowed down to the lowest subsystem level, the component level. At that time, trade-offs in system architecture are made such that the system reliability goal may be achieved. Stress derating guidelines are utilized during this design phase to assure mission safety and success. Since the criticality of each component on the desired system mission is dependent upon its role in performing the desired function, it is reasonable to derate the stress on that component according to the "mission" of the component. The level of stress derating should therefore be dependent upon the acceptable failure nate of the component in its application.

In order to derive stress derating criteria that is flexible enough to be utilized in a domain of continuous failure rates requires the stress derating criteria be based on accurate reliability models. It is noted that the updated stress derating criteria for microcircuits and MIMICs developed as part of this study was based on the updated reliability models of MIL-HDBK-217F (to be published). The only difference between the approach taken to update the current version of the Guidelines and this proposed approach is the replacement of the three levels of criticality based on system mission type with a continuous criticality scale based on component "mission".

The problem with expanding the scope of criticality levels is identifying and providing accurate values for all the variables associated with component failure. This problem is certainly apparent in the example of microcircuits. However, approximations, such as those used to develop the criteria in this study, may be made that simplify and conservatively bound the derating criteria until more accurate information is available.

As described earlier in this report, the variables of the reliability model can be separated into three categories, criticality-specific, device-specific and stress-specific. The criticality-specific parameters included the FiE and PiQ factors. These factors will typically depend upon the system mission and cannot be varied to improve the safety and success of the component mission. The remaining factors involving both device-specific and stress-specific parameters can be varied to improve the safety and success of the component mission.

A problem with evolving component reliability models is the need to incorporate time dependent failure mechanisms into these models. Since the resulting failure rate is no longer constant with time, a failure rate does not adequately describe the number of failures that might be expected, that is, the mean time between failures is no longer constant. Therefore, it may be more reasonable to describe the component reliability in terms of a probability of success after a given number of operating hours.

Given both criticality level definition and time dependent failure rate problems, it is still possible to define the appropriate stress derating criteria for a component mission. However, the format in which the stress derating criteria is to be presented may become tedious when presented in table format. Figures 12-1, 12-2 and 12-3 show graphically the stress derating criteria SOAs for component missions with probabilities of success of 0.9990, 0.9900 and 0.9000, respectively, for ASIC/VHSIC MOS digital microcircuits. It is noted that because a probability of success is used to generate the SOAs the maximum junction temperatures is no longer purely a function of gate count, when compared to figures 4-14 through 4-16 in which а constant failure rate was used to generate the SOAs. Unfortunately, to obtain insight into the SOAs for component reliability that for which these graphs were generated requires other than interpolation between the graps. Although no suggestions are made at this time concerning an acceptable table format for this data, it may be advantageous for the design/reliability engineer to work from stress derating graphs, such as the one presented in figures 12-1 through 12-3, or better yet, the actual derating algorithms, in order to maintain an understanding of the trade-offs between component complexity, applied stress and component reliability.

The importance in making the stress derating criteria "usable" should not overwhelm the advantages in making the stress derating criteria component or board "mission" critical rather than system mission critical. The method by which system design engineers currently employ stress derating guidelines may have to change from time consuming look-ups in the tables of stress derating guideline books to efficient calculations performed concurrently on the workstation used for producing the system design.



Figure 12-1  $P_s = 0.9990$  SOAs for MOS Digital ASIC/VHSIC

Downloaded from http://www.everyspec.com



Figure 12-2  $P_s = 0.9900$  SOAs for MOS Digital ASIC/VHSIC

1.47



# Figure 12-3 $P_s = 0.9000$ SOAs for MOS Digital ASIC/VHSIC

148

Downloaded from http://www.everyspec.com

## 13.0 SUMMARY

There are multiple methods by which stress derating criteria can be developed. The criteria developed during this study utilized three methods, the use of existing reliability models, the generation of stress-failure relationships based upon accumulated failure data and consensus of stress derating quidelines originating from other military and industrial facilities. Although this latter method utilizes the profound knowledge of others, there may be no accounting for how these criteria were developed, and therefore no insight into how to modify the criteria for changing component technologies and complexities. Even though specific stress-failure relationships may be developed from accumulated failure data, it is not always reasonable to base the development of the stress derating criteria on these relationships since the competing effects of the individual stresses may not being taken into account. The best method (of the three methods used), therefore, is the one in which current reliability models are used to describe the pertinent stress-failure relationships. This method not only allows the insight into the parameters that may be affected by changing component technologies and complexities, but also combines the competing effects of multiple stresses.

Unfortunately, current reliability models were not available for all the component types described in table 1-1, and therefore the other two methods of generating stress derating criteria were used. It is noted, however, that much effort was expended in evaluating and attempting to update the reliability models of the discrete and passive components. The literature searches initially identified over 600 articles of which approximately 240 articles were germane to this study. Of those 240 articles, 160 articles were made available and reviewed. Forty-eight component suppliers of the seventy-two suppliers contacted also provided stress-failure data. Unfortunately most of the data accumulated from these sources could not be used to generate stress derating criteria because key elements of the stress-failure relationships were missing. For example, some sources did not provide the time to failure, while other sources left out stress data,

and still others neglected to provide a reference point along with the temperature activation energy which is needed to describe the failure distribution. The level of stress derating should be based upon the expected failure rate

The level of stress defailing should be based upon the expected failure face provided by the reliability model. However, not all the factors that may require defaiting are currently identified in the reliability model. These factors may include output current or propagation delay times. If changes in these factors result in changes in the observed reliability of the component, then these factors also belong in the reliability model. An evaluation of whether the stress defaiting parameters identified during this update of the Guidelines should be included in the appropriate reliability model is recommended. In addition, it is recommended that an alternative approach to stress defaiting, as described in section 12.0, be evaluated to determine the advantages and disadvantages in making the stress defaiting criteria component or board "mission" critical rather than system mission critical.

# 14.0 BIBLIOGRAPHY

- 1. Garry, William, et. al., 'Reliability Analysis/Assessment of Advanced Technologies,' RADC-TR-90-72, 1990
- 2. Anon, 'Simulation Is The Name Of The Game,' Electron Wireless World
- 3. Betrano, Frank S., 'Estimating Integrated Circuit Failure Rates From Field Performance,' Proceedings of the Annual Reliability And Maintainability Symposium, 1988
- 4. Burch, Richard, Najm, Farid, Yang, Ping And Hocevar, Dale, 'Pattern-independent Current Estimation For Reliability Analysis Of CMOS Circuits,' Proceedings of the 25th ACM /IEEE Design Automatic Conference, 1988
- 5. Chilo, J., And Angenieux, G., 'CAD Formulas For Modeling Of Electrical Interconnections In ICs,' Revue De Physique Applique
- 6. Conrad, T.R., Mielnik, R.J. and Musolino, L.S., 'Test Methodology To Monitor And Predict Early Life Reliability Failure Mechanisms,' IEEE, 26th Annual Proceedings of the IRPS, 1988
- 7. Cox, P., Yang, P., Mahant-shetti, S.S. and Chatterjee, P., 'Statistical Modeling For Efficient Parametric Yield Estimation Of MOS VISI Circuits,' IEEE Journal of Solid State Circuits, 1985
- 8. Florescu, R.A., 'Comments On "Extension Of The Duane Plotting Technique, By P.S. Peck,"' IEEE Transactions on Reliability, 1986
- 9. Frost, David F., And Poole, Kelvin F., 'Reliant: A Reliability Analysis Tool For VISI Interconnects,' IEEE Journal Of Solid State Circuits, Volume 24, April, 1989
- 10. Hayes, J.P., 'Fault Modeling For Digital MOS Integrated Circuits,' IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1984
- 11. Healy, J., 'Modeling IC Failure Rates,' Proceedings Of The Annual Reliability And Maintainability Symposium, 1986
- 12. Helms, Howard D., 'Various Architectures Of Systems For Measuring Early-life Failure Rates Of Semiconductor Components,' International Testing Conference Proceedings, 1985
- 13. Hightower, David, Mocusker, Deanna J., And Shinozuka, Kazuya, 'Finding Fault: An Update On Fault Simulation,' VISI Systems Design, October 1987
- 14. Holcomb, D.P., North, J.C., 'An Infant Mortality And Long-term Failure Rate Model For Electronic Equipment,' AT&T Technical Journal, 1985
- 15. Kuo, W., 'Reliability Enhancement Through Optimal Burn-in,' IEEE Transactions on Reliability, 1984
- 16. Landis, David L., And Muha, Daniel C., 'Evaluation Of System BIST Using Computational Performance Measures,' International Testing Conference Proceedings, 1988
- 17. Lee, J., Shragowitz, E. and Sahni, S., 'A Hypercube Algorithm For The 0/1 Knapsack Problem,' International Conference On Parallel Processing,
- 18. Long, D.M., Jaffe, R.C. and Casey, R.H., 'Algorithm For Determining Worst Case Transistor Parameters,' IEEE Transactions on Nuclear Science, 1984
- 19. McGill, James, 'Predicting Hybrid Microcircuit Reliability: A Primer,' Proceedings Of The 1985 International Symposium On Microelectronics,

- 20. McLeod, J., 'Simulation: The Last Frontier,' Electronics, 1986 21. Morozowich, Merle, 'A Method To Determine Overload Safe Operating Area,' Conference Proceedings Of The Intelec '85, 7th International Telecommunications
- Pantic, Dragan, 'Benefits Of Integrated Circuit Burn-in To Obtain High 22. Reliability Parts, ' IEEE Transactions On Reliability, 1986
- 'Extension Of The Duane Plotting Technique,' LEEE Peck. D.S. 23. Transactions on Reliability, 1985
- 24. Rajsuman, R., Malaiya, Y.K., And Jayasumara, A.P., 'On Accuracy Of Switch-level Modeling Of Bridging Faults In Complex Gates, Proceedings of the 24th ACM/IEEE Design Automation Conference, 1987
- 25. Razdan, R. and Strojwas, A.J., 'Statistical Design Rule Developer,' IEEE Transactions On CAD Of Integrated Circuits & Systems, 1986
- 26. Spencer, J.L., 'Highs And Lows Of Reliability Predictions,' Proceedings of the Annual Reliability And Maintainability Symposium, 1986
- 27. Tomaine, J.J., 'Predicting Reliability Of ISI Printed Circuit Carriers,' Circuit World, 1986
- 28. Yacoub, G.Y., Pham, H., Ma, M. and Friedman, E.G., 'System For Critical Path Analysis Based On Back Annotation And Distributed Interconnect Impedance Models, ' Microelectron Journal,
- Seeq Technology, Inc., San Jose, CA, 'Calculation Of EEPROM Board 29. MTBF, ' Memory Products Reliability Notes - 1, November 1987
- 30. Seeq Technology, Inc., San Jose, CA, 'I.C. Scale Definition,'
- Intel Corp., Santa Clara, CA, 'The Intel Reliability Monitor Program,' 31.
- 32. Intel Corp., Santa Clara, CA, 'Intel Reliability Monitor Program Data From 1/80 Through 1/87, ', March 1987
- 33. Monolithic Memories, Santa Clara, CA, 'Reliability Report,', November 1983
- Adams, J.H., 'Radiation Effects In Microelectronics For Space Instruments,' 29th Nuclear Science Symposium and 14th Symposium On Adams, 34. Nuclear Power, 1983
- Andrews, John, 'Detecting CMOS Stuck-open Transistors,' VISI Systems 35. Design, October 1987
- 36. Archer, et al. 'A 32b CMOS Microprocessor With On-chip Instruction And ATTA Caching And Memory Management, ' 1987 IEEE International Solid State Circuits Conference, 1987
- 37. Banarjee, Biswa, 'Handling The Fower Dissipation Of ECL Gate Arrays,' VLSI Systems Design, January 1987
- 38. Baze, M.P. and Johnston, A.H., 'Testing Considerations For Radiation Induced Latchup, ' IEEE Transactions On Nuclear Science, 1987
- 39. Blott, B.G., 'Gamma-ray Effects On An N-channel MOS Microprocessor (28002) In The Zero-bias Condition, ' IEEE Transactions on Nuclear Science, October 1983
- 40. Browning, J.S., Koga, R. and Kolasinski, W.A., 'Single Event Upset Rate Estimates For A 16-k CMOS SRAM, ' IEEE Transaction on Muclear Science, 1985
- 41. Canali, C., Fantini, F., Soncini, G., Venturi, P. and Zanoni, E., 'Failure Modes Induced In TIL-IS Bipolar Logics By Negative Inputs,' Alta Frequenza, 1982

- 42. Canali, C., Fantini, F., Gaviraghi, S. and Senin, A., 'Reliability Problems In THT-IS Devices,' Microelectronics And Reliability, 1981
- Chao, H.H., Ong, S., Tsai, M.Y., Shih, F.W., Hou, J.C., Lewis and 43. K.W., 'Micro/370: A 32 Bit Single-chip Microprocessor,' IEEE Journal of Solid State Circuits, 1986
- Chappell, Chappell, Shuster, Segmuller, Allan, Franch and Restl, 'Fast CMOS ECL Receivers With 100-mv Worst-Case Sensitivity,' IEEE Journal 44. Of Solid State Circuits, Volume 23, 1988
- Clatterbauhe, G.V., Weiner, J.A. and Charles, H.K. Jr., 'Gold-Aluminum 45. Intermetallics: Ball Bond Shear Testing And Thin Film Reaction Couples,' IEEE Transactions on Components and Hybrids Manufacturing Technology, 1984
- 46. Davies, M.S., Miles, R.E. and Postoyalko, V., 'Two-step Methodology For CMOS VISI Reliability Improvement: Step One, Quality and Reliability Engineering International,
- Denton, Donald L. And Blythe, Donald M., 'The Impact Of Burn-in On IC 47. Reliability, ' Journal On Environmental Science, Jan/Feb 1986
- 48. Doyle, E.A., 'How Parts Fail,' IEEE Spectrum, 1981
- 49. Dugan, M.P., 'Reliability Characterization Of A 3-8 Micron CMOS/SOS Process,' RCA Review, 1986
- Edwards, D.G., 'Testing For MOS IC Failure Modes,' IEEE Transactions 50. On Reliability, 1982
- 51. Enlow, E.W. and Wunsch, D.C., 'Semiconductor Failure Threshold Estimation Problem In Electromagnetic Assessment, ' IEEE Transactions on Nuclear Science, Dec 1984
- Fantini, F. and Marandi, C., 'Failure Modes And Mechanisms For VLSI 52. ICs - A Review, ' IEEE Proceedings, Part G, 1985
- 53. Ferris-Prabhu, Albert V., 'Yield Implications And Scaling Laws For IFEE Submicrometer Devices,' Transactions On Semiconductor Manufacturing, May 1988
- 54. Filanovsky, Igor M. And Finvers, Ivars G., 'A Simple Nonsaturated CMOS
- Multivibrator,' IEEE Journal Of Solid State Circuits, Volume 23, 1988 55. Furukawa, M., Hatano, H., and Hanihara, K., 'Precision Measurement Technique Of Integrated MOS Capacitor Mismatching Using A Simple On-chip Circuit,' IEEE Transactions on Electron Devices, 1986
- Heath, M., Stefanakos, E., Wade, T., Miller, W. and Nicolay, H., 'VISI 56. Metal Defect Characterization System, Conference Multilevel Proceedings-IEEE Southeastcon, 1987
- 57. High Performance Systems, 'Producing Complex ASICs on Tight Schedules,' Semiconductor Design Guide, 1989
- 58. Hinds, D.J., Stokee and J.C., 'Optically Induced Latch-up And Other Effects In CMOS UVEPROMS,' Electron Letters, 1985
- 59. Hinode, K., Owada, N., Nishida, T. And Mukai, K., 'Stress-Induced Grain Boundary Fractures In Al-Si Interconnects, ' Journal Of Vacuum Science And Technology, B., 1987
- 60. Hull, Randy And Jackson, Rick, 'Analysis Of High Coltage ESD Pulse Testing On CMOS Gate Array Technology, ' Electrical Overstress And Electrostatic Discharge Symposium Proceedings, 1987
- 61. Johnston, A.H., "Models For Total Dose Degradation Of Linear Integrated Circuits, ' IEEE Transactions on Nuclear Science, Dec 1987

- 62. Kacprzak, Tomasz, 'Analysis Of Oscillatory Metastable Operation Of An RS Flip-Flop,' IEEE Journal Of Solid State Circuits, Volume 23, 1988
- 63. Kacprzak, Tomasz, Albicki, Alexander And Jackson, Todd A., 'Design Of N-well CMOS Flip-Flops With Minimum Failure Rate Due To Metastability,' IEEE International Symposium On Circuits And Systems, 1986
- 64. Keating, Mike And Meyer, Dennis, 'A New Approach To Dynamic IDD Testing,' International Testing Conference Proceedings, 1987
- 65. Kemp, K.G. and Poole, K.F., 'Study Of Electromigration In Double Level Metal Systems Using Oxide And Polymer Dielectrics,' Conference Proceedings-iFEE Southeastcon, 1987
- 66. Kjar, R.A., Lee, S.N., Pancholy, R.K. and Peel, J.L., 'Self-Aligned Radiation And Hard CMOS/SOS,' IEEE Transactions on Nuclear Science, Dec 1976
- 67. Koga, R. and Kolasinski, W.A., 'Effects Of Heavy Ions On Microcircuits In Space: Recently Investigated Upset Mechanisms,' IFEE Transactions on Nuclear Science, Feb 1987
- 68. Kumar, M., Fissel, M.G., Pourrezaei, K., Lee, K. And Dougla, 'Growth And Properties Of Tin And Tioxny Diffusion Barriers In Silicon On Sapphire Integrated Circuits,' Thin Solid Films, 1987
- 69. Lee, Chen, Holland, Fong And Hu, 'Oxide Defect Density, Failure Rate And Screen Yield,' 1986 Symposium On VISI Technology
- 70. Lee, J.C., Chen, In-chin and Hu, Chenming, 'Modeling And Characterization Of Gate Oxide Reliability,' IEEE Transactions on Electron Devices
- 71. Mangir, T.E., 'Sources Of Failures And Yield Improvement For VISI And Restructurable Interconnects For RVISI And WSI,' Proceedings of the IEEE, 1984
- 72. Mckirdy, Ray and Lea, Mike, 'WSI: A Technology For Reliability,' Yield Modeling And Defect Tolerance In VISI
- 73. Meredith, John W., 'Microelectronics Reliability,' IEEE Region 5 Conference, 1988
- 74. Miller, Jeffrey, Hecht, Herbert, And Morris, Seymour, 'Accounting For Soft Errors In Memory Reliability Prediction,' Annual Reliability And Maintainability Symposium, 1989
- 75. Myers, D.K., 'Ionizing Radiation Effects On Various Commercial NMOS Microprocessors,' IEEE Transactions on Nuclear Science, Dec 1977
- 76. Olivo, Piero, Nguyen, Thao N., And Ricco, Bruno, 'High-field-induced Degradation In Ultra-thin Sio2 Films,' IEEE Transactions On Electron Devices, 1988
- 77. Olsen, D.R., and James, K.L., 'Effects Of Ambient Atmosphere On Aluminum-copper Wirebond Reliability,' IEEE Transactions on Components and Hybrids Manufacturing Technology, 1984
- 78. Padmanabhan, R., 'Corrosion Failure Modes In A Tab200 Test Vehicle,' IEEE Transactions on Components and Hybrids Manufacturing Technology, 1986
- 79. Pantic, D.M., 'Maturity Factors In Predicting Failure Rate For Linear Integrated Circuits,' IEEE Transactions on Reliability, 1984
- 80. Patterson, J.M., And David, R.F., 'An Investigation Of The Effect Of Electric Field Equivalency (FFE) Dice Screening On Hybrid Yield,' International Symposium For Testing And Failure Analysis

- 81. Pease, R.L., Turfler, R.M., Platteter, D., Emily, D. and Slice, R, 'Total Dose Effects In Recessed Oxide Digital Bipolar Microcircuits,' IEEE Transactions on Nuclear Science, 1983
- 82. Pecht, M., Palmer, M., Schenke, W. and Porter, R., 'Investigation Into PWB Component-Placement Trade-offs,' IEEE Transactions on Reliability
- 83. Pesic, B., Dimitrijev, S. and Stojadinovic, N., 'Sudden Failures Associated With The Gate Oxide Of CMOS Transistors,' Microelectronics Reliability
- 84. Radojcic, R., 'Generic Qualification Of Semi-custom IC Product Families,' Microelectronics And Reliability, 1986
- 85. Schroeder, J.E., Gingerich, B.L. and Bechtel, G.R., 'Total Dose and Dose Rate Radiation Characterization of a Hardened EPI-CMOS Gate Array,' IEEE Transactions on Nuclear Science, 1984
- 86. Shirley, C.G. and Blish, R.C., 'Thin-film Cracking and Wire Ball Shear In plastic Dips Due to Temperature Cycle and Thermal Shock,' Proceedings of the 25th Annual IRPS, 1987
- 87. Simonaitis, D.F., 'IC Failure Rate Estimates from Field Data,' IEEE Transactions on Components and Hybrid Manufacturing Technology, 1983
- 88. Smith, William, Jr. and Khory, Noshir, 'Does the Burn-in of Integrated Circuits Continue to be a Meaningful Course to Pursue,' Proceedings of the 38th Electronics Components Conference, 1988
- 89. Soucair, F.S., 'High-temperature Latchup Characteristics In VISI CMOS Circuits,' IEEE Transactions On Electron Devices, 1988
- 90. Strochle, D., 'Influence Of The Chip Temperature On The Moisture-induced Failure Rate Of Plastic-encapsulated Devices,' IEFE Transactions on Components and Hybrids Manufacturing Technology, 1983
- Sweetman, Dave, And Haifley, Tim, 'Reliability Enhancements Million Cycle EEPROMS,' Annual Reliability And Maintainability Symposium, 1987
   Towner, J.M., 'Electromigration Testing Of Thin Films At The Wafer
- 92. Towner, J.M., 'Electromigration Testing Of Thin Films At The Wafer Level,' Solid State Technology, 1984
- 93. Veloric, H., Dugan, M.P., Morris, W., Denning, R. and Schnable, G., 'Reliability Of CMOS/SOS Integrated Circuits,' RCA Review, 1984
- 94. Winokur, P.S., Sexton, F.W. Hash, G.L. and Turpin, D.C., "Total-dose Failure Mechanisms Of Integrated Circuits In Laboratory And Space Environments,' IEEE Transactions on Nuclear Science, Dec 1987
- 95. Winokur, Sexton, Schwank, Fleetwood, Dressendorfer and Wrobel, 'Total-dose Radiation And Annealing Studies: Implications For Hardness Assurance Testing,' IEEE Transactions Of Nuclear Science, 1986
- 96. Wittlinger, Hal, And Salerno, Carmine, 'New BiMOS Process Improves Analog Applications: Fast, Low-power Quad Op Amp Benefits From Enhancements To High-speed CMOS,' Technological Horizons
- 97. Wong, K.L., Quart, I., Kallis, J.M., and Burkhard, A.H., 'Culprits Causing Avionic Equipment Failures,' Proceedings of the Annual Reliability And Maintainability Symposium, 1987
- 98. Woodhall, Barnes W., Newman, B. Dale, And Sammuli, Avrid G., 'Empirical Results On Undetected CMOS Stuck-open Failures,' Proceedings of the International Testing Conference, 1987
- 99. Yue, H., Davison, D., Jennings, R.F., Lothongkam, P. and Rinerson, D., 'Radiation Response Of High Speed CMOS Integrated Circuits,' IEEE Transactions On Nuclear Science, 1987

- 100. Zietlow, T.C., Morse, T.C., Urguhart, K.C., Wilson, K.T. and Aukerman, L., 'Correlation Of Total Dose Damage In Capacitors And Transistors To Integrated Circuits,' IEEE Transactions on Nuclear 1.25 Micron Science, Dec 1987
- 101. Bellem, R.D. and Jenkins, W.C., 'Radiation Effects On GaAs Charge With High Resistivity Gate Structures,' IEEE Counled Devices Transactions On Nuclear Science, 1986
- 102. Bill Roesch, 'GaAs Failure Mechanisms,' Tri-quint
- 103. Christou, A. And Anand, Y., 'CaAs Mixer Diode Burnout Mechanisms At 36-94 GHz,' IEEE, 1980
- 104. Christou, Tseng, Peckerar, Anderson, McCarthy, Buot, and Campbel, Mechanism Study Of GaAs MODFET Devices And Integrated 'Failure Circuits,' IEEE, 1985
- 105. Fourrier, J.Y. and Pestie, J.P., 'Very High Reliability Fast bipolar IC Technology For Use In Undersea Optical Fiber Links, ' Journal of Lightwave Technology, 1984
- 106. Fraser, Arthur, And Ogbonnah, Dominic, 'Reliability Investigation Of GaAs IC Components, ' GaAs IC Symposium, Nov 11-14, 1985
- Michael P., 'Analog GaAs ICs Show Steady Improvement,' 107. Gagnon, Electronic Products, June 15, 1988
- 108. Ho, Pang, Andrade, Tom, And Johnson, Ed, 'GaAs MMIC Reliability Analysis And Its Impact On Microwave Systems, Part I, MSM & CT, Aug/Sept 1987
- 109. Larson, Lawrence E., 'High-speed Analog-to-digital Conversion With GaAs Technology: Prospects, Trends, And Obstacles, ' IEEE Internitional Symposium On Circuits And Systems, 1988
- 110. Michael Chester, 'At The Forefront,' Electronic Products, October 15, 1987
- 111. Peters, Michael, Roesch, William J., And Rubalcava, Anthony, 'Studying Lifetimes And Failure Rates Of GaAs MMICs,' Microelectronics And Radiofrequency, July, 1988 112. Roche, J., Sasonoff, J., And Wallace, R., 'Reliable MMICs: Status And
- Prospects, 'Raytheon Presentation, October 21, 1988
- 113. Roesch, William J., 'Thermo-reliability Relationships Of GaAs ICs,' Gallium Arsenide IC Symposium, November, 1988
- 114. Roesch, William J., And Stunkard, Douglas, 'Proving GaAs Reliability With IC Element Testing, ' Triquint Semiconductor, 1986
- 115. Schappacher, Jerry, 'The Blossoming Of Digital GaAs ICs,' Electronic Products, June 15, 1988
- 116. Snodgrass, M.L. and Klirman, R., 'High Reliability High Sensitivity Lightwave Receiver For The Sl Undersea Lightwave System, ' Journal of Lightwave Technology, 1984
- 117. Spadaro, Joseph J., Associate Editor, 'The Future Is Now For GaAs ICs,' Electronic Products, June 15, 1988
- 118. Spector, M. and Dodson, G.A., 'Reliability Evaluation Of GaAs IC Pre-amplifier HIC, ' Technical Digest, 1987
- 119. Tomasetta, Louis R., 'Processing Advances Push GaAs ICs To Higher VISI Levels,' EDN, June 9, 1988
- 120. Topham, P.J., Hayes, R.C., Goodridge, I.H., Tombling, C. and Benn, D., 'Heterojunction Bipolar Digital ICs Using MOCVD Material,' IEFE Gallium Arsenide Integrated Circuit Symposium, 1986

- 121. Wilhems n, Finn, Yee, Russell, Zee, Terry And Ostrink, Nort, 'Temperature 's. Reliability In Rower GaAs FET's And MIC GaAs FET Power Amplifiers,' Microwave Journal, May 1984
- 122. Wirfl, J., And Hartnagel H.L., 'Field And Temperature Dependent Life-time Limiting Effects Of Metal-GaAs Interfaces Of Device Structures Studied By XPS And E,' IEEE, 1986
- 123. Blackburn, D.L., 'Power MOSFET Failure Revisited,' 19th Annual IEEE Power Electronics Specialists Conference, 19th, Japan, 1988
- 124. Blackburn, D.L. Berning, D.W., Benedetto, J.M. and Galloway, K.F., 'Ionizing Radiation Effects On Power MOSFETs During High Speed Switching,' 19th Annual Conference On Mullear And Space Radiation Effects, Las Vegas, 1982
- 125. Canali, C. Fanciri, F., Umena, L. and Zanoni, E., 'Degradation Mechanisms Induced By Temperature In Power MESFETS,' Electronics Letters, 1985
- 126. Canali, Castaldo, Fantini, Ogliari, Umena, And Zanoni, 'Gate Metallization "Sinking" Into The Active Channel In Ti/W/Au Metallized Power MESFETS, ' IEEE Electron Devices Letters, 1986
- 127. Carpenter, Grant, Lee, Fred, C., And Chen, Dan Y., 'A 1800V, 300A Non-destructive RBSOA Tester For Bipolar Transistors,' 19th Annual IEEE Power Electronics Specialists Conference, April 1988
- 128. Chang, H.R. Baliga, E.J. Kretchmer, J.W. and Piacente, P.A., 'Insulated Gate Bipolar Transistor (IGBT) With A Trench Gate Structure,' Technical Digest, 1987
- 129. Chang, M., Yilmaz, H., Gauffreau, G., Hshien, I. and Hodgins, R., 'Advanced 50-V High-side Switch Technology,' TEEE Transactions on Electron Devices
- 130. Dumas, J.M., Kervarrec, G., Bresse, J.F. Boulaire, J.Y. and Gauneau, M., 'Investigation On Interelectrode Metallic 'paths' Affecting The Operation. Of IC MESFETS,' Technical Digest, 1987
- 131. Ferla, Musumeci, Busatto, Spirito, And Vitale, 'Switching Characteristic Of A High Voltage BMFET,' Extended Abstracts Of The 18th Conference On Solid State Devices And Materials, 1986
- 132. Fischer, T.A., 'Heavy-ion-induced, Gate-rupture In Power MOSFEIS,' IEEE Transactions on Nuclear Science, Dec 1987
- 133. Fukui, H., Wemple, S.H., Irvin, J.C., Hwang, J.C. and Cox, H.M., 'Reliability Of Power GaAs Field-effect Transistors,' IEEE Transactions On Electron Devices, 1982
- 134. Fukui, Wemple, Irvin, Niehau, Hwang, Cox, Schlosser, And Dil, 'Reliability Of Improved Power GaAs Field-effect Transistors,' IEEE, 18th Proceedings Of The IRPS, 1980
- 135. Gauen, Kim, And Schultz, Warren, 'Iroper Testing Can Maximize Performance In MOSFETS,' EDN, May 14, 1987
- 136. Hayat, S.A. and Jones, B.K., 'Low Process Yield Of Some PNP Power Transistors,' Microelectronics Reliability
- 137. Hu, C. and Chi, M., 'Second Breakdown Of Vertical Power MOSFETs,' IEEE Transactions On Electron Devices, 1982
- 138. Jordan, A.S., Irvin, J.C., And Schlosser, W.O., 'A Large Scale Reliability Study Of Burnout Failure In GaAs Power FETs,' IEEE, 1980

- 139. Jovanovic, Milan M., And Lee, Fred C., 'Design Considerations For Paralleling Bipolar Transistors,' IEEE Transactions For Power Electronics, 1987
- 140. Kanamori, S., and Ma.aumoto, T., 'High-reliability Microwave Silicon Power Transistor With Stepped Electrode Structure And Tin Diffusion Barrier,' IEEE Transactions On Electron Devices, 1986
- 141. Kashiwagi, S., Takase, S., Usui, T. And Ohono, T., 'Reliability Of High Frequency High Power GaAs MESFETs,' IEEE, 25nd Annual Proceedings Of The IRPS, 1987
- 142. Katsukawa, K., Kose, Y., Kanamori, M. And Sando, S., 'Reliability Of Gate Metallization In Power Gats MESFETs,' IEEE, 22nd Annual Proceedings Of The IRPS, 1984
- 143. Konman, C.S., Love, R.P., Temple, V.A.K., And Walden, J.P., 'A Low On-resistance MOSFET For High Efficiency Switching Power Supplies,' 2nd International Conference On Power Electronics And Variable-speed Drives
- 144. Koyanagi, Lewis, Martin, Huang, And Chen, 'Increased Degradation Of Half-micron PMOSFETs Due To Swapped Pulse Stressing,' International Electron Devices Meeting (TEDM), 1987
- 145. Millea, Michael F., 'Gradual Degradation Of GaAs FETs Under Normal Operation,' 24th Annual Proceedings of the IRPS, 1987
- 146. Morgan, A.N., 'Improved Power Transistor Performance By Hollow Emitter Construction - Switching Power Supply Applications,' 2nd International Conference On Power Electronics And Variable-speed Drives
- 147. Nakagawa, Akio, 'Numerical Experiment For 2500V bouble Gate Bipolar-mode MOSFETs (DGIGBT) And Analysis For Large Safe Operating Area (SOA),' Pesc 1988 Record, 19th Annual IEEE Power Electronics Specialists Conference, April 1988
- 148. Nakagawa, Akio, Yamaguchi, Yoshihiro, And Kiminori, Watanabe, 'Improved Bipolar-mode MOSFETs (IGBT) With Self-aligning Technique And Wafer Bonding (SDB) - Why Is The Bipolar-mode MOSFET SOA,' Extended Abstracts Of The 19th Conference
- 149. Nakagawa, Yamaguchi, Watanabe, And Ohashi, 'Safe Operating Area For 1200-V Nonlatchup Bipolar-mode MOSFETs,' IEEE Transactions On Electron Devices, 1987
- 150. Nakatani, Y, 'Ultra-high-voltage High-speed Switching Power Transistor With New Fine Emitter Structure,' Electron Commun Jpn, 1983
- 151. Oglomnah, Dominic, And Fraser, Arthur, 'Reliability Investigation Of 1 Micron Depletion Mode IC MESFETs,' 24th Annual Proceedings of the IRPS, 1986
- 152. Omori, Masa, And Wholey, James N., Gibbons, James F., 'Accelerated Active Life Test Of GaAs FET And A New Failure Mode,' IEEE, 1980
- 153. Poole, Walter, And Walshak, Louis, 'Five-year Quest To Prove Power Transistor Reliability,' Microwaves & Rf, July 1984
- 154. Russell, K.J, And Dhiman, J.K., 'Power GaAs FET Rf Life Test Using Temperature-compensated Electrical Stressing,' IEEE, 24th Annual Proceedings Of The LNPS, 1986
- 155. Schlangerotto, H. Ard Neubrand, H., 'Dynamical Avalanche During Turn-off Of GTO-thyristors And IGBTS,' Archiv Fir Electrotechnik. 1989

- 156. Schmid, Horst, 'Switching Losses Of The New Siret A Comparison To Other Medium-power Devices,' Conference Record Of The 1988 IEEE Industry Applications Society Annual Meeting, 1988
- 157. Wada, Y., 'Electromigration Properties Of Titanium/Aluminum Metallization And A Failure Mechanism For Titanium/Aluminum Gate GaAs MESFET,' Journal of the Electrochemical Society, 1986
- 158. White, P.M., Rogers, C.G. and Hewitt, B.S., 'Reliability of Ku-Band GaAs Power FETs Under Highly Stressed RF Operation, IEEE, 21st Annual Proceedings of the IRPS, 1983
- 159. Yilmaz, Benjamin, Owyang, Chang, And Van Dell, 'Recent Advances In Insulated Gate Bipolar Transistor (IGBT) Technology,' Conference Record Of The 1986 IEEE Industry Applications Society Annual Meeting, 1986
- 160. Anderson, W.T., Christou, A. And Wilkins, B.R., 'GaAs FET High Power Pulse Reliability,' IEEE, 21st Annual Proceeding Of The IRPS, 1983
- 161. Anderson, W.T., Buot, F.A., And Christou, A., 'High Power Pulse Reliability Of GaAs Power FETs,' IFEE, 1986
- 162. James, D.S. and Dormer, L., 'A Study Of High Power Pulsed Characteristics Of Low-noise GaAs MESFETs,' IEEE Transactions On Microwave Theory And Techniques, 1981
- 163. Yoshida, Y., Mohri, K., Yoshino, K. and Nakano, M., 'Switching Characteristics And Applications Of Amorpheus Ct Core Pulse Triggered Power Transistors (PTP1),' IEEE Translation Journal On Magnetics In Japan, 1985
- 164. Dixon, R.W., 'Current Directions in GaAs Laser Device Development,' The Bell System Technical Journal, May-June 1980
- 165. Spectra Diodes Labs, '100mW CW GaAlAs Laser Diode,' Data Sheet, 1989
- 166. Munikoti, Ramchandra, And Dhar, Pulak, 'Highly Accelerated Life Testing (HALT) For Multilayer Ceramic Capacitor Qualification,' IEEE Transactions On Components, Hybrids, And Monufacturing Technology, 1988
- 167. Rawal, B.S. Ladew, R. and Garcia, R., 'Factors Responsible For Thermal Shock Behavior Of Chip Capacitors,' Proceedings of the 37th Electronic Components Conference, 1987
- 168. Vale, C.R., 'Long Term Stability of SAW Decoders,' IEEE Ultrasonics Symposium, 1986
- 169. Colt, D.W. and Priore, M.G., 'Reliability Prediction Models For Discrete Semiconductor Devices,' RADC-IR-88-97, July 1988

# Appendix A

.

. .

nteur/nter	DETAILING VILLETIA			
Classification	Derating Parameter	Level I	Level II	Lavei III
MOS Digital	(1) Supply, Vottagle (votts) Esertiancy (POMS)	129 / (G ** 0.320) 80	173 / (G ** 0.347) 80	157 / (G ** 0.323) 80
Figure 4-9 page 44	Output Current, Fan Out, (PORV) (2) Maximum Jurction Temp. (deg C) Circuit Complexity - Maximum Gates	70 (80) 80 60,000	75 (80) 121 60,000	80 (90) 125 60,000
MOS Linear	(1) Supply Vottace (voits) Input Vottage (PORV)	200 / (TR ** 0.315) 60 80	189 / (TR ** 0.311) 70 80	210/ (TR ** 0.347) 70 80
Figure 4-11 page 45	Frequency (POMS) Outout Curreni, Fan Out, (PORV) (2) Maximum Junction Temp. (deg C) Circuit Complex ty - Maximur. Trans.	70 (80) 53 10,000	75 (80) 109 10,000	80 (90) 125 60,000
Bipolar Digital	(1) Supply Voltage (volts) E. aniancy (POMS)	+/-3% 75	+/- 5% 80	+/- 5% 90
Figure 4-13 page 48	Output Current, Fan Out, (PORV) (2) Maximum Junction Temp. (deg C) Circuit Co.mplexity - Maximum Gates	70 (70) 72 €0,000	75 (75) 85 26,000	80 (80) 125 60,000
Bipolar Linear	(1) Supply Voltage (votts) Input Voltage (PORV)	+/- 3% 60 75	+/- 5% 70 80	+/- 5% 70 90
Figura 4-11 page 46	Crequency in Ows) Output Currant, Fan Out, (PORV) (2) Maximum Junction Temp. (deg C) Circuit Complexity - Maximum Trans.	70 (70) 83 10,000	75 (75) 109 10,000	80 (80) 125 10,000

.

ASIC/VHSIC Derating Criteria

G = Number of Gates LG = Log (base 10) of TA TA = Number of Transistors POAV = Percent of Rated Value * = Mutipiled By Ŭ

LTR = Log (base 10) of TR POMS = Percent of Maximum Specified •• = Taken to the Power of (1) Not to exceed supplier minimum of maximum (2) Not to exceed supplier minimum of maximum (2) Not to exceed supplier maximum (whichever is the *mailing of the two)

ð,

Classification	Derating Parameter	Level	Leve!	Level II
SOM	Supply Voltage (volts), 8-Bit (1) Supply Voltage (volts), 16 Bit (1) Supply Voltage (volts), 32-Bit (1) Supply Voltage (volts), 32-Bit (1) Frequency (POMS) Output Current, Fan Out, (PORV) Max. Junc. Temp. (deg C), 8-Bit Max. Junct. Temp. (deg C), 16-Bit (2) Max. Junct. Temp. (deg C), 32-Bit (2) Max. Junct. Temp. (deg C), 32-Bit (2) Circuit Complexity - Maximum Gates	10 606 / (G ** 0.440) 642 / (G ** 0.442) 80 70 (80) 120 90 60 N/A	11 760 / (G ** 0.462) 627 / (G ** 0.448) 75 80 75 (80) 125 125 101 N/A	13 698 / (G ** 0.438) 696 / (G ** 0.438) 80 80 80 125 125 125 N/A
Bipolar,	Supply Voltage Frequency (POMS) Output Current, Fan Out, (PORV) Max. Junc. Temp. (deg C), 8-Bit (2) Max. Junct. Temp. (deg C), 16-Bit (2) Max. Junct. Temp. (deg C), 32-Bit (2) Max. Junct. Temp. (deg C), 32-Bit (2) Circuit Complexity - Maximum Gates	+/- 3% 75 70 (70) 80 70 8/A	+/- 5% 80 75 (75) 85 70 56 20,000	+/-5% 90 80 (80) 125 120 N/A
KEY:	Notes: (1) Not to exc	aed suppliar minimum or	maximum rating	

Micronrocessor Stress Derating Criteria

G = Number of Gates LG = Log (bese 10) of Gates N/A = Not Applicable POMS = Percent of Maximum Specified PORV = Percent of rated value * = Muttipiled by ** = Taken to the Power of

(2) Not to exceed 125 deg C or supplier maximum, which ever is smaller

満足ないた

۸-2

PROM Stress Derating Criteria

Classification	Derating Parameter	Level 1	Level 11	Level 111
ŝ	Supply Voltage * (volts) (1) Supply Voltage (volts) (1) Frequency (POMS) (1) Output Current (PORV) Maximum Junction Temp. (deg C) (2) Maximum Write Cycles (3) Circuit Complexity - Maximum (vits	65.2 / (6 ** 0.183) 66.0 / (8 ** 0.178) 80 70 1.26E8 / (8 ** C.660) 1.26E8 / (8 ** C.660)	85.3 / (8 ** 0.199) 71.1 / (8 ** 0.176) 80 75 125 6.94E7 / (8 ** 0.470) 125	85.3 / (8 ** 0.178) 83.3 / (8 ** 0.175) 90 80 125 300,000 1 Mbit
Bipotar	Fixed Supply Voltage Frequency (POMS) Output Current (PORV) Maximum Junction Temp. (deg C) (2) Circuit Complexity - Maximum Bits	+/- 3X 80 70 125 1 Hbit	+/- 5% 90 75 125 1 Mbit	+/- 5% 95 80 125 1 Mbit

- Number of Bits • œ KEY:
- LB Log (base 10) of B
  * Applicable to EEPROMS Only POMS Percent of Maximum Specified PORV Percent of Rated Voltage
  / Divided By
  ** Taken To The Power Of

- Hotes: (1) Not to exceed supplier minimum or maximum rating. (2) Not to exceed 125 deg C or supplier maximum, which ever is smaller. (3) Applicable to EEPROMS ONLY. Not to exceed supplier maximum.

Ą

MICROCIRCUIT APPLICATION NOTES:

- Advanced technology microcircuits are sensitive to ESD (Digital)
- Unused inputs should be connected to a supply voltage or ground. (Cigitel) - rim
  - Supply filtering is required to filter out transients. (Digital)
- Design margins should be used for input leakage (+100%), fanout (-20%) and frequency (-10%). (Digital)
- Good engineering judgement should be used to derate other microcircuit characteristics, including hold and (Digital) 4 50
  - propagation delay time to produce a conservutive design.
- (Digital, MCS) Input destruction may occur by shorting leads during assembly. (Digital, MOS) High speed transients may result in parasitic bipolar latch-up.
- Bipolar) Supply voltage deviations from the specified nominal will shift internal bias points which, when (Digital, . . . .
  - coupled with thermal effects can cause erratic performence.
    - Heat sinks may be required to maintain derated junction temperature. (Digital & Linear)
    - Circuit design must avoid application of reverse voltage on device leads. (Digital & Linear) .º:2:
      - (Digital & Linear)
- Do not exceed the current density denating described by the equation: Current Density = 366 / (Temperature in deg. C ** 1.67)
- or SE5 A/sq-cm, whichever is smaller for aluminum-based metallized microcircuits for either
  - internal circuit operation or output driver operation. 12. (Linear) Each linear device is unique and the designer should have a thorough knowledge of its application
    - requirements to assure that the device is openated within its performance envelope at all times.
      - Jesign margins should be used for gain (-20%) and offset voltages and currents (+50%). 13. (Linear)

MIMIC Stress Derating Criteria

Clessification	Derating Parameter	Level J	Level 11	Level 111
GaAs	Maximum Channel Temp. (deg C) (1)			
	For: AE <= 100; PE <= 10 AE > 100; PE <= 10 AE <= 100; PE > 10 AE > 100; PE > 10	\$ 5 5 6 5	130 130 125	150 150 150

KEY: AE - Active Elements PE - Passive Elements

Notes: (1) Not to exceed supplier maximum.

MIMIC APPLICATION NOTES:

- The environment of the internal package cavity of the MIMIC must be kept inert.
   Precautions must be observed during electrical test to prevent potential latent failure due to overstress.

`

Classification	Derating Parameter	Level I	level 11	Level 111
Silicon Bipolar	Maximum Junction Temp. (deg C) Power Dissipation (PORV) Safe Operating Area (PORV)	95 50 70 Vce	125 60 75 Vce 65 Ic	135 70 70 Ic
	Breakdown Voltage (PCRV)	65	85	60
GaAs MESFET	Meximum Channel Temp. (deg C) Power Dissipation (PCRV) Reestdown Voltage (PCRV)	85 50 60	100 60 70	125 20 20
silicon MOSFET	Maximum Junction Temp. (deg C) Power Dissipation (PCMV) Breakdown Voltage (PCMV)	95 50 60	120 65 70	65 65 75

Power Iransistor Stress Derating Criteria

KEY: PORV - Percent of Rated Value

POWER TRANSISTOR APPLICATION NOTES:

- -. vi

Contraction of the second

RF Pulse Transistor Stress Derating Criteria

Classification	Derating Parameter	Level 1	Level 11	Level 111
Silicon Bipolar	Maximum Junction Temp. (deg C) Power Dissipation (PORV) Safe Operating Area (PORV)	95 50 70 Vce	125 60 70 Vce	135 70 70 Vce
	Breakdown Voltage (PORV)	60 Ic 65	60 Ic 85	60 Ic 90
GaAs MESFET	Maximum Channel Temp. (deg C) Power Dissipation (PORV) Breakdown Voltage (PORV)	85 50 50 50 50 50 50 50 50 50 50 50 50 50	100 6(/ 70	125 70 70

KEY: PORV - Percent of Rated Value

RF TRANSISTOR APPLICATION NOTES:

- RF transistors may be sensitive to ESD. ÷...
- - ю.4
- Design margins should be used for gain (+/-10% for screened devices; +/-20% for unscreened deviced), leakage current (+100%), switching times (+20%) and saturation voltage (+/-15%). Heat sinks may be required to maintain derated junciton/channel temperatures. The design may require exceeding voltage and power derating limits, but junction/channel temperature limits should be observed at all times. The number of on-off cycles (temperature cycles) should be limited to the derated power as shown
  - in figure A-1. <u>ہ</u>.

Optoelectronic Device Stress Derating Criteria

Classification	Derating Parameter	Level 1	Level 11	Level 111
Photo Transistor	Maximum Junction Temp. (PORV)	55	70	80
Photo Diode, APD	Maximum Junction Temp. (PORV)	55	20	BÛ
Photo Diode, PIN	Maximum Junction Tenp. (PORV) Reverse Voltgae (PORV)	55 70	70 70	80 70
Opto-coupler	Maximum Junction Temp. (PORV)	55	70	80
injection Laser Diode	Maximum Junction Temp. (PORV) Power Output (PORV)	55 50	09 60	75 70
LED	Maximum Junction Terp. (PORV) Average Forward Current (PORV)	55 50	70 65	ጽ ጽ

KEY: PORV - Percent of Rated Value

2

OPTO-ELECTRONIC DEVICE APPLICATION NOTES:

Photo Diodes:

The gain of APDs should be derated by 3 dB to account for gradual efficiency degradation and shifts in the operating point. -

Opto-couplers:

- External bypassing may be necessary to prevent damaging internal oscillations due to very high gain circuitry within the opto-coupler. ÷.
- This Allow for 15% degradation in opto-coupler current transfer ratio (CTR) over the sevice life of the design. degradation is especially prevalent at low drive current. The input drive current should be well above the turn-on point. r.i

Light Emitting Diodes (LEDs):

- Current limiting is requred (using a series resistor). Half or full wave rectified AC sine wave is not recommended for LED drive current. If rectified AC is used to drive LEDs, the peak value of the current must never exceed the allowable DC current maximum.

Injection Laser Diodes (ILDs):

- Power supplies for liDs must be carefully designed to completely elminiate current pulses which may cause catastrophic facet damage. -:
  - Output power should be given a 3 dB margin to account for gradual degradation of the device. N. m.
- Mechanical stress, such as thermal or mechanical shock and vibration, cause crystal lattice defects (dark lines) to grow. Stress screening can be used to eliminate devices with these defects. Excess optical power of ILDs will damage facets and will destroy the device. Note that optical power output is
  - strongly temperature dependent and must be monitored and controlled to assure safe operation. For SiO2 glassivated devices, the integrity of the package hermetic saal must be maintained to prevent moisture . •
- ς. Υ

Criteria
Derating
Stress
Capacitor
chip

Classification	Derating Parameter	Level I	Level 11	Level 111
Ceramic	Maximum Operating Temp. (PORV)	85	85	85
(CDR)	DC Voltage (PORV)	60	60	60
Solid Tantalum	Maximum Operating Temp. (deg C)	35	85	85
(CUR)	DC Voltage (PORV)	60	60	60

KEY: PORV - Percent of Rated Value

CHIP CAPACITOR APPLICATION NOTES:

- The sum of the peak AC voltage plus may DC bias voltage must not exceed the maximum derated operating voltage. Precautions outlined in MiL-STD-198E should be followed. (Ceramic) A design tolerance of +/- 12% should be allowed. (Tantalum) A design tolerance of +/- 8% should be allowed.
  - + M M 4

•
6
e.
**
U.
5
44
ø
· 5-
φ
6
ŝ
a.
Ξ.
4.0
S
£
0
5
či
α
-
1
ŝ

Classification	Berating Parameter	Level I	Level 11	Level 11:
Thick/Thin Film (RM)	Maximum Operating Tump. (PORV) Power (PURV) Voltage (PORV)	88 v C	20 88 20 12	80 57 77

# KEY: PORV - Percent of Rated Value

CHIP RESISTOR APPLICATION NOTES:

- Chip resistors are sensitive to ESD. The design should tolerate a 2% shift in resistance value. Proper trimming is required to mrevent latent failure in low noise applications. Resistor stacking should be av. Jed.
- For pulse applications, the average power calculated from pulse megnitude, duration and repetition frequency is used to establish the power denating requirement ~~ 이 씨 격 **시** 
  - Fulse magnitude should be used to establish the voltage denating requirement. 31-800--

    - Film temperatures must stay below 150 degrees Celsius. Voltage stress should stay less than 2 volts per mil.
- Fower density should stay less than 200 watts per square inch. The affective resistance value will be reduced when used at frequencies over 200 MHz because of shunt capacitance between the resistive elements and the connecting circuits.

SAU Device Stress Derating Criteria

Classification	Derating Parameter	Level 1	Level 11	Level III
(ALU)	Irput Power (<500 MHz) (FML) Input Power (<500 MHz) (FML) Operating Temperature (ceg C)	+18 dBm +13 dBm 125	+18 dBm +13 dBm 125	+18 d8m +13 d8m 125

KEY: FML - From Maximum Limit

SAU DEVICE APPLICATION NOTES:

A - 12

- SAU devices are sensitive to ESD.
   Integrity of the hermetic package must be maintained.
   The design should not subject the SAV device to the rated maximum of shock, vibration and temperature cycling.

2

2

1


Figure A-1 On-Off Cycling Limits for Power/RF Pulse Transistors

Downloaded from http://www.everyspec.com

## Appendix B

1. The 1.

.

```
С
С
С
      PROGRAM DERASICI.FOR
С
С
      PURPOSE:
Ç
С
         Compute derating curves for ASIC - MOS Digital and Linear
С
         devices given a constant probability of success or a
С
         constant failure rate (with time). Revision 1
С
С
      IMPLICIT REAL*8 (A-H, O-Z), INTEGER*4 (I-N)
      CHARACTER*80 HEADER
      DIMENSION VDATA(7,177), NEXT(7)
C
Ç
      Open Input and Output Data Files
С
      OPEN (5, FILE='INPUT.DAT', STATUS='OLD')
      OPEN (6, FILE='TEMP. DAT', STATUS='NEW')
      OPEN (10, FILE=' ', STATUS='NEW')
С
С
      TDDB Constants
Ĉ
      UO = 8.4D0
      SO = 0.4DO
      AO = 1.7816D5
      TO = 22.DO
      Ea = 0.3D9
      EO = 2.222DO
      BETA = 4.500
С
Ç
      Input Required Data
С
      REAL (5, *, END=500)
5
      CONTINUE
      READ (5,2000, END=500) ITYPE, DUMMY, A, PiQ, PiL, PiE, MINLG, MAXIG,
    *
         MINIH, MAXIH, MINTP, MAXIP, INCTP
      VRITE (*,2000) ITYPE, DIMMY, A, PiQ, PiL, PiE, MINLG, MAXLG, MINLH,
         MAXIH, MINTP, MAXTP, INCIT
    *
C
С
      Begin Number of Gates Increment Loop
С
      DO 400 K = 0.6
С
C
      Inicialize Data Array
С
         DO 20 I = 1,7
           DO 10 J = 1,177
              VDATA(1,J) = 0.DC
```

	_
10	CONTINUE
	NEXT(1) = 0
20 C	CONTINU].
c	GATES = 10.D0**(DBLE(K)/2.D0) * 1000.D0
Č C	Calculate # of Transistors and # of Pins
-	TR = GATES * 4.00 PINS = 11.07D0 * GATES ** 0.342D0
с с с	Calculate TOX, AS, Area Acceleration, C1 and C2
c	TOX = $4.93D0 / TR ** 0.286D0$ AS = $1349.D0 * TR ** 0.509D0$ CALL AA(AO,AS,UO,ACCAA)
Ç	C1 = 0.01D0 + 0.000427D0 * GATES**0.588D0 C2 = 2.8D-4 * PINS**1.08D0
с	
C C	Begin Time Increment Loop
C	DO 200 J = MAXIH, MAXIH STIME = DBLE(J) TIME = 10.D0**J IF ( $IIIVPE$ ) 30 30 40
30	CONTINUE
	PSmax = DUMMY Elmax = -1.D6 * DLOG(Psmax) / TIME GOTO 50
40	CONTINUE Elmax = DUMMY Psmax = DEXP(-1.D-6 * %imax * TIME)
50 C	CONTINUE
č	Calculate Max Temp From Lambda 217F For Number of Gates and Pins
C C	After Checking For Out Of Range Condition
C	ARG = Elmax/(PiQ*PiL) - C2 * PiE IF (ARG.IE.O.DO) GOTO 150 TEMP = 1.DO/298.DO-DLOG(10.DO*ARG/C1)/A TEMP = 1.DO / TEMP - 273.DO MAXIMP = DINT(DMIN1(DBLE(MAXIP),TEMP))
С	
C	Output Status
C	WRITE $(*,*)$ 'TEMP =: ', TEMP,' Elmax = ', Elmax WRITE $(6,*)$ 'TEMP =: ', TEMP ' Elmax = ', Elmax
С	The second of th
C C	Begin Temperature Increment Loop

	NEXT(J+1) = 0
	DO 100 $I = MAXIMP, MAXIMP, INCIP$
	TS = DBLE(I)
	CALL AT (TO, TS, Ea, ACCAT)
с с	Calculate Failure Rate for New Temperature Using MIL-HDBK-217F
С	$D_{101} = 0.1100 + DEVD(-3+(1, D0)(002+072, D0) - 1, D0(000, D0))$
	FII = DiO + DiI + (C1 + DiM + C2 + DiE)
	$III - FIQ \cdot FIII - (CI - FII + CZ - FIE)$ $IIE (FI - CE - FIII - COPO 100$
	Drac = DFYD(-1) D-6 + FT(+ TTMP)
	For = 1 D0 - (Perrov (Dec))
	(1300) = (1300) $(1300)$ $(211, 7)$
	II = STIME - SO * 2
	$\lambda(CAEE = (10 DO**(IO - II/ACCAA)) / ACCAT$
	VS = DLOG(ACCAEF) / BETA + EO
	V = FS * TOX * 10.00
	IF $(V,GT, 18, D0)$ V = 18, D0
	NEXT(J+1) = NEXT(J+1) + 1
	VTATA(J+1, NEXT(J+1)) = V
	VDATA(1, NEXT(J+1)) = TS
100	CONTINUE
	MAXI = MAX(NEXT(J), NEXT(J+1))
	COTO 200
150	CONTINUE
	WRITE (*,*) 'ARGUMENT OUT OF RANGE'
	WRITE (10, *) 'ARCUMENT OUT OF RANGE'
200	CONTINUE
С	
C .	Output Data
C	
	WRITE (*,*) DUMMY, A, PiQ, PiL, PiE
	WRITE (10,*) DUMMY, A, PiQ, PiL, PiE
	DO 300 I=1, MAXI+1
200	WRITE (10,1000) VDATA(1,1), (VDATA(J+1,1), J=MAXLH, MAXLH)
300	CONTINUE
400	(DALINOE
500	
000	510P
C C	Format Statements
C C	TOTHAL OCCURRENCS
1000	$\mathbf{F}$
2000	FORMAT $(\Delta A)$ $(\Delta A)$ $(\Delta A)$
2000	END

.

9

ĥ

į

```
SUBROUTINE AA (AO, AS, UO, ACC)
С
С
С
     SUBROUTINE AA
С
С
     FURPOSE:
С
С
        Calculate the acceleration factor due to dielectric area
C.
         relative to a reference area.
С
С
     USAGE:
С
С
        CALL AA (AO, AS, UO, ACC)
С
С
     DESCRIPTION OF PARAMETERS:
С
С
        AO - reference area (square microns)
С
        AS - operating area (square microns)
C
          UΟ
               - log of median time of reference distribution (hours)
С
        ACC - acceleration factor
С
С
     SUBROUTINES AND FUNCTION SUBPROGRAMS REQUIRED:
С
С
        ZVAL - calculates number of signas from the mean
С
C
     IMPLICTT REAL*8 (A-H,O-Z), INTEGER*4 (I-N)
     F = AO / (AO + AS)
     CALL ZVAL(F,Z)
     ACC = 1.00 + (Z / UO)
     RETURN
     END
```

```
SUBROUTINE AT (TO, TS, Ea, ACC)
С
С
Ç
     SUBROUTINE AT
С
С
     FURPOSE:
С
¢
         Calculate the acceleration factor due to temperature stress
C
C
         relative to a reference temperature
С
     USAGE:
С
С
        CALL AT (TO, TS, Ea, ACC)
С
С
     DESCRIPTION OF PARAMETERS:
С
С
        '10 - reference temperature
С
        TS - operating temperature
С
        Ea - activation energy (eV/deg K)
С
        ACC - acceleration factor
С
С
     SUBROUTINES AND FUNCTION SUBPROGRAMS REQUIRED:
С
С
        NONE
C
Ç
     IMPLICIT REAL*8 (A-H,O-Z), INTEGER*4 (1-N)
     B = 8.617D-5
     ACC = DEXP((Ea/B) * (1.DO/(TO+273.DO) - 1.DO/(TS+273.DO)))
     RETURN
     END
```

Downloaded from http://www.everyspec.com

SUBROUTINE ZVAL(F,Z) С Ç Ç SUBROUTINE ZVAL С С **PURPOSE:** С С Calculates the number of sigmas away from the mean of a С normal distribution for a given probability of failure С (cumulative percent failure in decimal). This subroutine С uses the Newton-Raphson method of finding roots. С С USAGE: С С CALL ZVAL(F,Z)С С DESCRIPTION OF PARAMETERS: С С F - probability of failure (cumulative percent failure in С decimal) С 2 - number of sigmas from the mean of the normal distribution С SUBROUTINES AND FUNCTION SUBPROGRAMS REQUIRED: С С С CNDA - cumulative normal distribution approximation С Ç IMPLICIT REAL*8 (A-H, O-Z), INIEGER*4 (I-N) С IF (F.LE.0.5DO) 2NEW = -0.5DOIF (F.GT.0.5D0) ZNEW = 0.5D3Z = ZNEWС DO 5 N=1,100 CALL CNDA (Z, FNEW, IFLAG) IF (IFLAG.EQ.-1) FNEW = 0.00IF (IFLAG.EQ.1) FNEW = 1.DOPHI = FNEW - FPHIPRI = 1.DO/(DSQRT(2.DO*3.141592653589793)*DEXP(.5DO*Z**2))ZNEW = ZZ = Z - PHI / PHIPRIIF (DABS(Z-ZNEW)/DABS(Z).LT.0.0000001D0) RETURN 5 CONTINUE REIURN END

```
SUBROUTINE CNDA (Z, F, IFLAG)
C
С
С
      SUBROUTINE CNDA
С
С
      FURPOSE:
C
Ç.
          Calculates the value of the cumulative normal distribution at
Ċ
         a given number of sigmas away from the mean. This subroutine
C
          uses a series expansion of the normal distribution to perform
С
         the integration.
ē
С
      USAGE:
С
С
         CALL CNDA (Z,F, IFLAG)
С
¢
      DESCRIPTION OF PARAMETERS:
С
Ç
         \mathbf{Z}
              - number of signas from the mean = (x - u) / s
C
         F
              - area under the normal distribution at Z
С
         IFIAG - error flag = 0 OK
C
                           = -1 Z is less than -5.5
c
c
                           = 1 Z is greater than 5.5
С
      SUBROUTINES AND SUBPROGRAMS REQUIRED:
С
С
         NONE
С
С
      IMPLICIT REAL*8 (A-H, O-Z), INTEGER*4 (I-N)
      N = 0
      F = 0.00
С
      IFLAG = 0
      IF (Z.GF.5.5D0) IFLAG = 1
      IF (Z.LT.-5.5D0) IFLAG = -1
      IF (IFLAG.NE.O) RETURN
C
1
      FACT = 1.D0
      DO 3 N=0,135
          RN = N
          IF (N.EQ.0) GO TO 2
          FACT = FACT * RN
2
          SUMN = (-1.D0) **N * Z**(2*N+1)
          SUMD = (2.D0*RN+1.D0) * 2.D0**N * FACT
          SUM = SUMN / SUMD
          F = F + SUM
3
      CONTINUE
      F = F / DSQRP(2.D0 * 3.141592653589793) + 0.5D0
      REIURN
      END
```

## MISSION

Downloaded from http://www.everyspec.com

## OF

## ROME LABORATORY

Rome Laboratory plans and executes an interdisciplinary program in research, development, test, and technology transition in support of Air Force Command, Control, Communications and Intelligence ( $C^{3}I$ ) activities for all Air Force platforms. It also executes selected acquisition programs in several areas of expertise. Technical and engineering support within areas of competence is provided to ESD Program Offices (POs) and other ESD elements to perform effective acquisition of  $C^{3}I$  systems. In addition, Rome Laboratory's technology supports other AFSC Product Divisions, the Air Force user community, and other DOD and non-DOD agencies. Rome Laboratory maintains technical competence and research programs in areas including, but not limited to, communications, command and control, battle management, intelligence information processing, computational sciences and software producibility, wide area surveillance/sensors, signal processing, solid state sciences, photonics, electromagnetic technology, superconductivity, and el_stronic reliability/maintainability and testability. ᢙ᠋ᡒᡄᡇᡘᡄᠹᡒᡄᠹᡒᡗᠧᠹᢒᠧᠹᢒᠧᢢᡘᢏᡐᡗᡄᡇᠫᡄᠹᡷᢄᢢᢓᠧᢠᢓᠧᠹᡷᢓ