24551-000

24551-000

RADC-TR-90-72 Final Technical Report May 1990



RELIABILITY ANALYSIS/ASSESSMENT OF ADVANCED TECHNOLOGIES

Westinghouse Electric Corporation

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED

Rome Air Development Center Air Force Systems Command Griffiss Air Force Base, NY 13441-5700 This report has been reviewed by the RADC Public Affairs Division (PA) and is releasable to the National Technical Information Service (NTIS). At NTIS it will be releasable to the general public, including foreign nations.

RADC-TR-90-72 has been reviewed and is approved for publication.

APPROVED: Brual Delles

BRUCE W. DUDLEY Project Engineer

APPROVED:

JOHN J. BART

Technical Director

Directorate of Reliability & Compatibility

FOR THE COMMANDER:

JAMES W. HYDE, III.

Directorate of Plans & Programs

If your address has changed or if you wish to be removed from the RADC mailing list, or if the addressee is no longer employed by your organization, please notify RADC (RBER) Griffiss AFB NY 13441-5700. This will assist us in maintaining a current mailing list.

Do not return copies of this report unless contractual obligations or notices on a specific document require that it be returned.

REPORT DOCUMENTATION PAGE Form Approved OPM No. 0704-0188 ted to average 1 hour per response, including the lime for reviewing instructions, selecting existing data sources gathering and nation. Send comments inpending this burious estimate or any other aspect of this collection of information, including suggestions breakt and Budget, Washington, DC 20503. for reducing this burden, to Washington Headquarters Services, Directific Office of Information and Regulatory Affairs, Office of Management 1. AGENCY USE ONLY (Leave Blank) 3. REPORT TYPE AND DATES COVERED 2. REPORT DATE Oct 88 to Jul 89 May 1990 Final 4. TITLE AND SUBTITLE S. FUNDING NUMBERS C = F30602 - 87 - C - 0186RELIABILITY ANALYSIS/ASSESSMENT OF ADVANCED TECHNOLOGIES PE - 62702F PR - 2338TA - 02 6.AUTHOR(S) W. J. Garry, R. H. Seidl, T. A. Jennings, J. S. Rapa, WU - 30 R. E. Twist, G. E. Dix, S. J. Whelan, M. G. Pecht, A. Dasgupta, D. M. Aylward, W. Ko, P. Lall, A. Kumar 8. PERFORMING ORGANIZATION 7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) REPORT NUMBER Westinghouse Electric Corporation P.O. Box 1693 N/A Baltimore MD 21203 10. SPONSORING/MONITORING AGENCY REPORT NUMBER 9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) Rome Air Development Center (RBER) RADC-TR-90-72 Griffiss AFB NY 13441-5700 11. SUPPLEMENTARY NOTES RADC Project Engineer: Bruce W. Dudley/RBER/(315) 330-2608. 124. DISTRIBUTION/AVAILABILITY STATEMENT 126. DISTRIBUTION CODE Approved for public release; distribution unlimited. 13. ABSTRACT (Maximum 200 words) This report has been prepared to summarize the technical study performed to determine the reliability characteristics of advanced technologies. The study covered existing reliability models and the development of new models. The devices that were investigated were: Very Large Integrated Circuits (VLSI), Memory Circuits, Hybrid Circuits, Microprocessors, and Gallium Arsenide Microwave Monolithic Integrated Circuits (GaAs MMIC). Packaging, environmental quality, and maturity were other factors that were considered in this investigation. The results of the study are: reliability models that extend the range of MIL-HDBK 217, end of life prediction models for in-depth circuit and packaging design and new factors quality assessment. These data will be transitioned from the report to MIL-HDBK 217 for use by government and contractor personnel in estimating the reliability of new equipments. 14. SUBJECT TERMS 15, NUMBER OF PAGES Gallium Arsenide 586 VHSIC Reliability Hybrid Microelectronics 16. PRICE CODE Failure Rate 17 SECURITY CLASSIFICATION 18. SECURITY CLASSIFICATION OF THIS PAGE 19 SECURITY CLASSIFICATION OF ABSTRACT 20. LIMITATION OF ABSTRACT OF REPORT UNCLASSIFIED UNCLASSIFIED UNCLASSIFIED

Downloaded from http://www.everyspec.com

TABLE OF CONTENTS

		PAGE
1.0	INTRODUCTION	1
1.1	OBJECTIVES	1
1.2	BACKGROUND	1
1.3	LIST OF ACRONYMS	2
2.0	REPORT ORGANIZATION	5
3.0	APPROACH	7
3.1	METHODOLOGY	8
3.2	MODELS	11
4.0	MODEL DEVELOPMENT	14
4.1	VLSI/ULSI MICROCIRCUITS AND MICROPROCESSORS	14
4.1.1	MODEL OVERVIEW - THE SUPERPOSITION MODEL	16
4.1.2	EARLY AND MIDDLE LIFE PREDICTION MODELS	21
4.1.3	END LIFE FAILURE MECHANISM MODELS	30
4.2	MEMORY DEVICES	67
4.2.1	DATABASE	67
4.2.2	MODEL	68
4.3	MONOLITHIC GaAs DEVICES	107
4.3.1	GaAs DATABASE - SUMMARY OF SOURCES AND DATA	107
4.3.2	GaAs FAILURE RATE MODELS	111
4.4	HYBRIDS	124
4.4.1	DATABASE	124
4.4.2	MODEL DEVELOPMENT	128
4.4.3	CHIP JUNCTION TEMPERATURE CALCULATION	130
4.5	FAILURE MECHANISMS OF MICROELECTRONIC PACKAGES	134
4.5.1	INTRODUCTION	134
4.5.2	FATIGUE FAILURE MODELS OF WIRE AND WIRE BONDS	138
4.5.3	FAILURE MODELS FOR THE DIE, DIE ATTACH AND	
	SUBSTRATE ATTACH, FRACTURE AND FATIGUE	147
4.5.4	FAILURE MODELS OF METALLIZATION AND WIRE BOND CORROSION	161

LIST OF TABLES (cont)

TABLE		PAGE
4.5-11	Bond Pad Corrosion Volume	193
4.5-12	Corrosion Properties of Metals	193
4.5-13	Coating Integrity Index	194
4.5-14	Equipment Operating Time Factor	194
4.5-15	Electrolyte Resistivity	195
4.5-16	Galvanic Electro-Chemical Potential	195
4.5-17	Recommended Value for Component Operating ΔT	196
4.5-18	Typical Values for Die/Substrate Attach Thickness	197
4.6-1	Failure Totals vs. Failure Mechanisms by Device Types	202
4.6-2	Recommended Screens/Tests for Various Failure Mechanisms	203
4.6-3	IC Failure Mechanisms/Screening Methods	204
4.6-4	Weighting Factor Determination	204
4.6-5	Calculating Burn-In Effectiveness (Fallout)	205
4.6-6	Semiconductor Industry Association Quarterly Report	
	for Military Products Mean Defect Densities	208
4.6-7	Failure Rates by Hybrid Types	212
4.6-8	Life Test Data	213
4.6-9	Environmental Temperature Ranges	217
4.6-10	Integrated Circuit Environmental Factors	218
5.1	Model Validation	220

1.0 INTRODUCTION

1.1 OBJECTIVES

The main objectives of this study have been: (1) to examine the existing failure rate prediction models in the Microcircuit Section of MIL-HDBK-217E, to determine if they are applicable to state-of-the-art devices; (2) to revise or extrapolate the existing models as necessary to reflect current and future device reliability; (3) to perform a reliability assessment of device types, being designed into state-of-the-art systems, for which no models presently exist; and (4) to develop new reliability prediction models for emerging technology devices. These objectives support the goal of developing accurate, user-friendly models for possible inclusion in a future revision to MIL-HDBK-217.

1.2 BACKGROUND

MIL-HDBK-217 has been used as a guide for predicting system reliability for many years. The consistent approach used by the authors of the handbook (RADC) has been to examine field and life test component failure data to identify key elements to which this data best fits. These key elements are then combined in an additive and multiplicative form to develop a component failure rate value dependent upon the type and application of the specific component. Component failure rate values can be combined, according to the specified system architecture, to obtain a predicted value of the system failure rate. Using this approach, the authors have been successful in maintaining a usable model. However, because of increasing microcircuit complexities and new component types, there is a need for an improved, updated prediction model for advanced microcircuits.

To develop a set of requirements for a reliability prediction model, it is necessary to understand the intended use of the model. Reliability prediction models, such as MIL-HDBK-217E, are used extensively to determine the reliability trade-offs between various system designs, in order to produce the

optimum reliable design. The requirement to deliver systems with higher reliability is being pursued aggressively by DOD. The seriousness with which the Air Force views system reliability is demonstrated in the goals of R&M 2000, with similar initiatives being pursued by the Army and Navy. In order to achieve these goals, it is imperative that the major reliability risks in the system design be accurately identified and eliminated without unnecessary reliability design complications, such as over-redundancy or the use of inappropriate cooling system strategies. The reliability prediction model must be capable of realistically approximating the reliability of each component comprising the system, including the advanced microcircuits. The methods of reliability prediction modeling investigated address the requirements of accuracy of the predicted failure rate, comprehensiveness of microcircuit types, integration with microcircuit screening, and model maintainability, all with minimal impact on usability.

1.3 LIST OF ACRONYMS

A list of acronyms with their associated meanings as used in this report is as follows:

AC - Assignable Cause

Aq - Silver

Al - Aluminum

ALSTTL - Advanced Low-power Schottky Transistor-Transitor Logic

ASIC - Application Specific Integrated Circuit

ASTTL - Advanced Schottky Transistor-Transistor Logic

Au - Gold

B - Boron

BIMOS - Bipolar/Metal Oxide Semiconductor

BIR - Built-in Reliability

CCD - Charge Coupled Device

CERDIP - Ceramic Dual Inline Package

CGA - Configurable Gate Array

CHE - Channel Hot Electron

CI - Charge Injection

Cl - Chlorine

CML - Current-Mode Logic

CMOS - Complementary Metal Oxide Semiconductor

CPU - Central Processing Unit

CVD - Chemical Vapor Deposition

DIP - Dual In-line Package

DOD - Department of Defense

DRAM - Dynamic Random-Access Memory

DTL - Diode-Transistor Logic

Ea - Activation Energy .

ECL - Emitter-Coupled Logic

EEPROM - Electrically Eraseable Programmable Read-Only Memory

EM - ElectroMigration

EMI - Electromagnetic Interference

EMP - Electromagnetic Pulse

EPROM - Eraseable Programmable Read-Only Memory

ESD - ElectroStatic Discharge

eV - Electron Volt

F - Fluorine

FET - Field-Effect Transistor

FGMOS - Floating Gate Metal-Oxide Semiconductor

FLOTOX - Floating Gate Tunnel-Oxide

FPMH - Failures Per Million Hours

FR - Failure Rate

FTTL - Fast Transistor-Transistor Logic

GaAs - Gallium Arsenide

Ge - Germanium

H - Hydrogen

HAL - Hard Array Logic

HBT - Heterojunction Bipolar Transistor

HEMT - High-Electron Mobility Transistor

HMOS - High-performance Metal-Oxide Semiconductor

HTRB - High Temperature Reverse Bias burn-in

IC - Integrated Circuit

IEEE - Institute of Electrical and Electronics Engineers

IIL - Integrated Injection Logic

In - Indium

IRPS - International Reliability Physics Symposium

K - Boltzman's constant

K - Potassium

K - Thermal conductivity

KÅ - Kilo Angstroms

LCC - Leadless Chip Carrier

LEFM - Linear Elastic Fracture Mechanics

LSI - Large-Scale Integration (1,001 to 10,000 logic gates)

LSTTL - Low-power Schottky Transistor-Transistor Logic

LTTL - Low-power Transistor-Transistor Logic

MDR - Microcircuit Device Reliability (RAC publicatons)

MESFET - Metal Semiconductor Field-Effect Transistor

MHP - Multichip Hybrid Package

MIL-HDBK - Military Handbook

MIL-STD - Military Standard

MIMIC - Millimeter-wave Monolithic Integrated Circuit

MLA - Masked-Logic Array

MLO - Multi-level Oxide

MMIC - Monolithic Microwave Integrated Circuit

MNOS - Metal-Nitride-Oxide Semiconductor

MOS - Metal-Oxide Semiconductor

MOSFET - Metal-Oxide Semiconductor Field-Effect Transistor

MSI - Medium-Scale Integration (10) to 1,000 logic gates)

MTBF - Mean Time Between Failures

MTTF - Mean Time To Failure

N - Nitrogen

Na - Sodium

NDP - Numerical Data Processor

NMOS - N-channel Metal-Oxide Semiconductor

0 - Oxygen

P - Phosphorous

P-DIP - Plastic Dual In-line Package

PAL - Programmable Array Logic

```
PCB - Printed Circuit Board
```

PGA - Pin Grid ArrayPLA - Programmable Logic Array

PMOS - P-channel Metal-Oxide Semiconductor

PPM - Parts Per Million

PROM - Programmable Read-Only Memory

PSG - Phosphosilicate Glass

RAAAT - Reliability Analysis/Assessment of Advanced Technologies

RAC - Reliability Analysis Center

RADC - Rome Air Development Center

RAM - Random-Access Memory

RH - Relative Humidity

RMC - Representative Microcircuit Configuration

ROM - Read-Only Memory

SAW - Surface Acoustic Wave

SF - Screening Factor

Si - Silicon

SIA - Semiconductor Industry Association

PHP - Power Hybrid Package

SRAM - Static Random-Access Memory

SSI - Small-Scale Integration (1 to 100 logic gates)

STTL - Schottky Transistor-Transistor Logic

Tch - Channel Temperature

TDDB - Time Dependent Dielectric Breakdown

Tj - Junction Temperature

TTL - Transistor-Transistor Logic

ULSI - Ultra Large-Scale Integration (greater than 100,000 logic gates)

UVEPROM - Ultra-violet Eraseable Programmable Read Only Memory

VHSIC - Very High-Speed Integrated Circuit

VLSI - Very Large-Scale Integration (10,000 to 100,000 logic gates)

WEC - Westinghouse Electric Corporation

WSI - Wafer-Scale Integration

2.0 REPORT ORGANIZATION

Section 3.0 presents the approach which was taken in the conduct of this study

contract. It lists the microcircuit types which were the subject of study, and it summarizes the methodology employed, the types of models which were developed, and their intended usage.

Section 4.0 is the main body of the report. It discusses the model development for each of the primary categories of devices, as listed below:

- ☐ VLSI/ULSI Devices (including microprocessors and gate array devices)
 Section 4.1
- ☐ Memory Devices (including programmable logic devices) Section 4.2
- ☐ Monolithic GaAs Devices (including microwave and digital devices) Section 4.3
- ☐ Hybrid Microcircuits (including all styles of multi-chip hybrids) Section 4.4
- ☐ Packaging Models (including corrosion, cracking, and wire-bond failure models) generic to all packages Section 4.5

In addition, the development of failure rate adjustment factors (π factors) to account for different quality levels, product maturity, device functions and operating environments, is presented in Section 4.6.

Section 5.0 discusses predictive model validation, where it was possible to validate the models. Section 6.0 presents our conclusions and recommendations for follow-on analysis and study, and section 7.0 is the combined bibliography for the report.

Appendix A is a page-for-page replacement for Section 5.1.2 of MIL-HDBK-217E.

Appendices B and C are, respectively, mathematical derivations and Fortran programs supporting the development of the VLSI/ULSI models.

Appendix D contains tables of probability of sucess and hazard rate at 10,000 operating hours for the predominant wearout failure mechanisms, electromigration and time-dependent dielectric breakdown. Appendix E contains memory devices life test data.

Appendices F, G and H are detailed summaries of the work performed in the development of the deterministic package failure models, presented in the format of technical papers.

Appendix I provides the derivation of ΔT default values to be used for various part usage environments.

3.0 APPROACH

The approach which was pursued in assessing the reliability of advanced technology microcircuits consisted of a five-step process.

1. A review of MIL-HDBK-217 identified the component styles and the device technologies which needed to be addressed. If the validity of the existing model was questionable, or if no model existed, it was added to the list. The following areas were selected for research and analysis:

Application Specific ICs (ASIC)

Very Large-Scale Integration (VLSI)

Ultra Large-Scale Integration (ULSI)

Very High-Speed Integrated Circuits (VHSIC)

Random-Access Memory (RAM)

Read-Only Memory (ROM)

Programmable Read-Only Memory (PROM)

Programmable Array Logic, Logic Array, Hard Array Logic (PAL, PLA, HAL)

Configurable Gate Array (CGA)

Current-Mode Logic (CML)

Pin Grid Array (PGA)

Monolithic Microwave IC, Gallium Arsenide (MMIC, GaAs)

Hybrids (MHP, PHP)

Packaging (Materials, Seals, Die Attach, Wire Bonds, Corrosion)

2. A literature search was conducted to determine if the reliability of these component/technology types had been documented. Emphasis was placed on device failure mechanisms and data relative to failure physics, because it was

intended to develop deterministic models to the maximum extent possible. A partial listing of the references is included in the bibliography and the appendices.

- 3. Data was collected from several sources, including the Reliability Analysis Center (RAC) Microcircuit database, technical journals, technical periodicals, manufacturers' device data books, and the Westinghouse Failure Analysis and Field Failure databases. In addition, an industry survey was made, by mail and by telephone, of 227 suppliers and users of advanced microelectronic devices. The data was categorized for the primary model development areas, and each of these databases is discussed in the appropriate paragraphs of Section 4.0 of this report.
- 4. The data was analyzed for applicability to the model development effort.
- 5. Predictive models were developed, based on the data collected. Where possible, the models were validated by using additional sources of information and/or by comparison of the results with MIL-HDBK-217E.

3.1 METHODOLOGY

Initially, the attempt was made to develop only deterministic models for all of the component types identified for study. However, several pitfalls became evident in this approach. First, the resultant form of the model, a combination of all failure distributions, although inherently accurate and mathematically correct, is not user-friendly. It is not possible to improve model accuracy and comprehensiveness without adversely affecting the model development and use. Second, the resulting model form does not readily lend itself to inclusion in MIL-HDBK-217, which is an ultimate goal. And third, deterministic models cannot account for the early and middle life microcircuit failures – those which typically occur within the useful life of the components, and which appear to occur randomly. Since these failures are of significance to the user of the model, they must be included.

Therefore, the reliability prediction model which was developed for advanced

microcircuits estimates the early, middle, and end-life of these microcircuits. In general, early and middle-life microcircuit failures are "assignable cause" failures. These failures are premature failures whose causes can be "assigned" to specific random defects or events. The early and middle-life failures typically exhibit a substantially greater failure rate than do end-life failures. The end-life failures of microcircuits are "common cause" failures. These failures are material wearout failures whose causes are "common" because of the common materials used in the fabrication of the microcircuits. MIL-HDBK-217E and its predecessors only considered assignable cause failures in the development of prediction models, since common cause failures did not typically occur within the lifetimes of military systems. However, the geometry scaling required to attain the complexity of the advanced microcircuits in question may result in common cause failures that contribute significantly to the overall failure rate of the microcircuits under standard operating conditions.

Much of the prediction modeling effort was dedicated to distinguishing between assignable cause failures and common cause failures. Since the failure models for early, middle and end life are not typically the same, a generic model was developed to combine these individual failure models. This Superposition Model is described in detail in section 4.1.1, but it is also described briefly below.

As previously mentioned, the early and middle-life failures, or "assignable cause" failures, are defect-related, and they can be accurately modeled by a constant (time-independent) failure rate, as was done in MIL-HDBK-217. If there are n independent assignable cause failure mechanisms operating on a component population, then

$$\lambda_{AT} = \sum_{i=1}^{n} \lambda_{Ai}, \qquad (3.1.1)$$

where:

 λ_{AT} = the total component failure rate due to assignable causes λ_{Ai} = the component failure rate due to the ith assignable cause

Further, the reliability of the component, or the probability of its operating without failure for some time, τ , may be expressed as

$$- \frac{-\lambda}{A}T^{\tau}$$

$$R = e \tag{3.1.2}$$

However, this model does not account for the end of life (wearout) failure mechanisms, which are typically distributed log-normally - implying non-constant failure rates. Equation 3.1.2 may be expanded to include these failure mechanisms, and thus becomes

$$- {}^{-\lambda}AT^{\tau} \qquad m$$

$$R = e \qquad x \quad \Pi \quad (1 - F_{i}(\tau)), \qquad (3.1.3)$$

where:

 $F_i(\tau)$ is the time-dependent probability of failure for the i^{th} failure mechanism, and m is the number of independent wearout mechanisms.

The problems presented by this model are: (1) the non-constant (time dependent) failure rate of the wearout mechanisms, implying that the time in the component's life used to evaluate the reliability will alter the result; and (2) the fact that failure rates of components can no longer be added to derive a total system failure rate. The first problem is overcome if a common time is chosen for comparative analysis of the reliability of all components. Ten thousand operating hours is a common design criteria for avionics systems (programs such as ALQ-165 and APG-68), and it has been chosen in our modeling effort. A failure rate for each wearout mechanism can then be calculated, as described in section 4.1. The second problem is overcome by using reliability, rather than failure rate, as the figure of merit, or by ignoring the common causes (by reverting to use of equation 3.1.2). The latter may be done legitimately if the calculated value of the effective failure rate of the common cause failure mechanisms is much less than the failure rate due to

assignable causes. Even then, the common cause models are useful as design tools, both in the assessment of inherent reliability (failure free operating period) and in the verification of adequate derating margins.

3.2 MODELS

Models have been developed for the primary categories of advanced technology devices as shown in Table 3.2-1.

Table 3.2-1 NEW MICROCIRCUIT MODELS

DEVICE CATEGORY	ASSIGNABLE CAUSE ₁ (EARLY-MIDDLE-LIFE)	COMMON CAUSE (END-LIFE/WEAROUT)	REMARKS
VLSI/ULSI	Ε	N	E = extrapolated or modified 217 model based on new data
Memories	Ε	N	N = new model
GaAs	N	-	Insufficient data for commone cause model development
Hybrids	N	N .	Common causes addressed in chip, package models
Packages	E	N	

Quality, learning, environment and hybrid function failure rate adjustment factors are modifiers of the assignable cause failure rates only.

With the exception of the hybrid model, which has been greatly simplified, the assignable cause models are similar in form to the models in MIL-HDBK-217E. A comparison is presented in Table 3.2-2.

Table 3.2-2 ASSIGNABLE CAUSE MODEL COMPARISON

DEVICE CATEGORY	MIL-HDBK-217E	NEW MODEL
(LSI) VLSI/ULSI	$\lambda_{p} = \pi_{Q} (C_{1} \pi_{T} \pi_{V} + C_{2} \pi_{E}) \pi_{L}$	$\lambda_p = \pi_Q (C_1 \pi_T + C_2 \pi_E) \pi_L$
MEMORIES	λρ = π _Q (C _l π _l π _V + C ₂ π _E) π _L	$\lambda_p = \pi_Q (C_1 \pi_T + C_2 \pi_E + \lambda_{CYC}) \pi_L$
GaAs	NONE	λρ = π _Q ((C _{1A} π _{TA} + C _{1P} π _{TP}) π _A + C ₂ π _E) π _L
HYBRIDS	$\lambda_{p} = [\Sigma N_{C} \lambda_{C} \pi_{G} + (N_{R} \lambda_{R} + \Sigma N_{I} \lambda_{I} + \lambda_{S}) \pi_{F} \pi_{E}]$	$\lambda_{p} = \pi_{Q}^{(\Sigma N_{C} \lambda_{C}^{(1 + 2 \pi_{E}^{(1)})} \pi_{L}^{\pi_{F}}}$
	ሚ ሲ	
PACKAGES	C ₂ π _E	C ₂ "E

LEGEND TO TABLE 3.2-2

```
is the device failure rate in F/10<sup>6</sup> hours
\lambda_{\mathbf{p}}
          is the quality factor
πO
          is the temperature acceleration factor (MOS and Bipolar)
π<sub>T</sub>
          is the GaAs temperature acceleration factor (active devices)
\pi_{T\Delta}
          is the GaAs temperature acceleration factor (passive devices)
π<sub>TP</sub>
\mathsf{C}_1
          is the circuit complexity factor (MOS and Bipolar)
C_{1A}
          is the GaAs circuit complexity factor (active devices)
          is the GaAs circuit complexity factor (passive devices)
CIP
          is the application environment factor
πE
          is the device learning factor
πL
          is the package complexity factor
С,
          is the EEPROM cycling-induced failure rate
<sup>A</sup>CYC
          is the circuit function factor (hybrids)
πF
          is the number of each particular component (within hybrids)
N<sub>C</sub>
          is the component failure rate (for each component within hybrids)
λc
          is the die correction factor
πG
          is the number of chip or substrate resistors
NR
          is the failure rate of the chip or substrate resistor
λR
N
          is the sum of the hybrid interconnections
          is the failure rate per interconnect
\lambda_{\mathsf{T}}
          is the hybrid density factor
πD
          is the failure rate of the hybrid package
λς
          GaAs MMIC application factor
ПА
```

4.0 MODEL DEVELOPMENT

4.1 VLSI/ULSI MICROCIRCUITS AND MICROPROCESSORS

The device list which was considered for an updated VLSI/ULSI prediction model included bipolar and MOS digital devices (including shift registers. programmable logic arrays (PLA) and programmable array logic (PAL)), bipolar and MOS linear devices, bipolar and MOS digital microprocessor devices (including controllers), bipolar and MOS analog microprocessor devices, charge coupled devices (CCD), and wafer scale integration (WSI). For the end-life failure model, several class modifications were made (see Table 4.1-1). The first two classes of devices were renamed bipolar digital and linear devices (including gate/logic arrays) and MOS digital and linear devices (including gate/logic arrays), since the wearout mechanisms are similar within these classes. From discussions with microprocessor suppliers, [8] bipolar VLSI/ULSI microprocessor devices do not have a moderate to high probability of being used in near future military systems; therefore, the next two classes of devices were renamed MOS digital microprocessors (including controllers) and MOS analog microprocessors (including controllers). Because of insufficient data on the manufacturing technology of MOS analog microprocessor devices and CCDs, adequate life-prediction models could not be developed. WSI was not modeled as a separate category since it comprises many different microcircuit types whose failure rates can be calculated separately and then combined using the model of section 4.1.1.

During the development of the prediction model for VLSI/ULSI microcircuits, several assumptions were made that could not be fully substantiated during the course of the contract. The assumptions are highlighted in section 6.0 with possible direction in verifying these assumptions.

The literature search for the VLSI/ULSI model development spanned the RAC database, the Proceedings of the International Reliability Physics Symposia (IRPS), the Proceedings of the Reliability and Maintainability Symposia, the Transaction of the Reliability Society of the IEEE, and numerous other technical journals. The data collected for the end-life model development was sparse.

Table 4.1-1

VLSI/ULSI Device Category Changes

NEW

OLD			

Monolithic Bipolar & MOS Digital Devices Monolithic Bipolar & MOS Linear Devices	Bipolar Digital & Linear Devices [1] (Including Gate/Logic Arrays) MOS Digital & Linear Devices [1] (Including Gate/Logic Arrays)
Monolithic Bipolar & MOS Digital Mirroprocessor Devices	Bipolar Digital Microprocessors [1] (Including Controllers) MOS Digital Microprocessors [1] (Including Controllers)
Monolithic Bipolar & MOS Analog Microprocessor Devices	Bipolar Analog Microprocessors [2] (Including Controllers) MOS Analog Microprocessors [3] (Including Controllers) Charge Coupled Devices (CCDs) [3]
[1] Model developed	Wafer Scale Integration (WSI) [4]

- [2] Model not viable
- [3] Insufficient data
- [4] End of life models for VLSI/ULSI can be used by extrapolation

Except for sources such as the IRPS (papers identified in the references), very little information was available to understand why system failures occur. Trend analysis of system data is not appropriate for developing values for the parameters in the wearout models developed. Therefore, sources such as the RAC database, the WEC field database, most industry contacts, and the bulk of the available literature on failures, all of which heavily depend on trend analysis, lack the detail necessary to pinpoint the failure mechanism, parametric stress conditions and the time-to-failure.

4.1.1 Model Overview - The Superposition Model

The approach to the updated VLSI/ULSI reliability prediction model development initially concentrated on the types and causes of system failures. By definition, a system failure is that event in which the specification of a performance parameter of the system is exceeded due to physical processes operating on the system that proceed naturally during the life of the system. Table 4.1-2 outlines the results of a recent survey [40] of system failures with respect to percent contribution of component replacement for a particular component type. The survey shows that the microcircuit is still the leading component to which many system failures are attributed.

Table 4.1-2 Summary of Parts Replacement Distributions [40]

	 Hughes	% Contribution	
Source:	Aircraft	Collins	GE
Part Type	Company	<u>Avionics</u>	
ICs Transistors Hybrid Circuits Capacitors Resistors Diodes	27	32	33
	14	14	15
	12	**	**
	12	19	6
	12	**	16
	10	**	**
Solder Joints (and interconnections) Others (** included)	3 10	35	5 22

A survey^[36] of the causes of VLSI/VHSIC microcircuit failures specifically, outlined in Table 4.1-3, shows VLSI/VHSIC microcircuits of similar complexity

failing for totally different reasons. A VLSI/VHSIC prediction model that cannot account for this inconsistency in observed failure mode/mechanisms may result in a grossly inaccurate prediction. To address this inconsistency, microcircuit failures were classified into two categories: common cause failures and assignable cause failures. These two categories of failures were then modeled separately.


Table 4.1-3 Vendor Data[36]

			Survey	Responses		
Failure Mode / Mech	1	2	3	4	_5	6
Electromigration						13%
Dielectric Breakdown	X	50%	< . 1%	98%		2%
Soft Errors						
Parametric Drift	X		1%			38%
Hot Electrons	X					
Latch-Up	X	10%	.1%		Χ	
Electrical Overstress		20%		2%	Χ	
Package Related		20%	<.1%		Χ	28%
Other					X	19%

X = failure mode occurs but no percentage given in survey response.

By modeling the common cause microcircuit failure rate separately from the total microcircuit failure rate, it is possible to evaluate the system reliability improvement due to the use of mature microcircuits which have minimized the assignable causes of failure. It is noted that these assignable cause failures can be minimized or eliminated by use of built-in-reliability (BIR) techniques or screening. The "band" of potential reliability improvement is displayed graphically in Figure 4.1-1. Assuming a bathtub-like system failure rate curve, it is reasonable for the failure rate of a system that has not eliminated the assignable causes of component failures to be an order of magnitude (or more) greater than the common cause system failure rate. Therefore, the failure rate value that should be used to predict the system reliability depends on the maturity of the microcircuits and the effectiveness of the microcircuit and system screens prior to system delivery. In the early- and middle-life defect model, these effects are addressed by the learning and quality factors.

Figure 4.1-1



System Failure Rate

A general reliability prediction model, the Superposition Model, was developed to combine the early-, middle- and end-life prediction models. In addition, this model is used to combine the individual failure mechanism models developed as part of the end-life prediction model. This model can also be used to address end-life failure rates of WSI devices by making the assumption that the WSI device is composed of many different device styles competing to cause failure of the total WSI device.

The Superposition Model is a modified competing-risk model used to combine the early-, middle- and end-life failure distributions, as well as the individual failure mechanism distributions. According to the competing-risk model, [37] the probability of failure at time t for a microcircuit has the form

$$F(t) = 1 - \prod_{i=1}^{k} (1 - F_i(t)), \qquad (4.1.1)$$

where $F_i(t)$ is the probability of failure for the i^{th} failure distribution of k total failure distributions identified at time t.

$$F_{i}(t) = \int_{0}^{t} f_{i}(t),$$
 (4.1.2)

where $f_i(t)$ is the ith failure probability density function. Rearranging terms in equation 4.1.1, and making the substitution that the probability of success at time t, P(t), is the complement of the probability of failure at time t,

$$P(t) = 1 - F(t),$$
 (4.1.3)

equation 4.1.1 can be rewritten

$$P(t) = \prod_{i=1}^{k} P_{i}(t).$$
 (4.1.4)

This model is not limited to specific types of failure distributions and does not require that the failure distributions be of the same type; however, the model does require independence of the failure distributions.

The Superposition Model can be used to estimate the lifetime of a microcircuit given the early-life, middle-life and end-life failure models. Since early-and middle-life failures are assignable cause failures, the model used to approximate these failures is the exponential probability density function. The functional form is given by

$$f(t) = \lambda \exp[-\lambda t] \tag{4.1.5}$$

where λ can be shown to be the hazard (time-independent) rate. Given λ_{early} and λ_{middle} , the hazard rates for early and middle-life respectively, the probability of success for the microcircuit is defined as

$$P(t) = \exp[-\lambda_{early}t] * exp[-\lambda_{middle}t] * P_{end}(t), \qquad (4.1.6)$$

where:

P_{end}(t) = probability of success of the end-life failure distribution.

Equation 4.1.6 can also be written in the form of a microcircuit hazard rate at time t_{Ω} :

$$\lambda(t_0) = \lambda_{\text{early}} + \lambda_{\text{middle}} - \ln (P_{\text{end}}(t_0))/t_0$$
 (4.1.7)

It must be noted that $-\ln(P_{end}(t_0))/t_0$ is not a true hazard rate for endlife at time t_0 since the end-life failure distribution is not necessarily an exponential distribution; however, this "effective hazard rate" transforms properly to a worst-case probability of success using the standard equation

$$P = \exp[-\lambda t]. \tag{4.1.8}$$

A log-normal distribution is a wear-out distribution in which the hazard rate increases with time; therefore, the hazard rate at time t_0 will be greater than the hazard rate at time t_1 for $t_1 < t_0$. The associated probability of success at time t_0 will be less than the probability of success at time t_1 ; therefore, for all time less than t_0 , a worst-case probability is derived.

All end-life probability of successes, hazard rates, and effective hazard rates are calculated for $t_0 = 10,000$ hours, a standard avionics system lifetime requirement which is typically specified in the contract statements of work for avionic equipment.


4.1.2 Early- and Middle-Life Prediction Models

Early- and middle-life of VLSI/ULSI microcircuits are limited by random failures that similarly plague non-VLSI/ULSI microcircuits. Random failures can be due to pinholes or particles in dielectrics resulting in electrical shorts, ionic contamination causing shifts in transistor parameters, and many other types of random defects. MIL-HDBK-217E is based upon exponential failure distributions which describe random failures. The exponential model is appropriate for these failures because in aggregate (at the system level where failures are reported) they appear random even though they have physical causes. This is due to the overlap of many distinct defect distributions, each having its own MTTF and standard deviation. Furthermore, the temperature dependence of the failure rate is defensible because the predominant defect failure mechanisms - dielectric breakdown and metallization failure - are accelerated by temperature. This has been shown in the literature and through life testing. While it is true that perfectly made IC's would not experience these "random" defects, it is also true that periodically flawed components go undetected in environmental screening and later manifest themselves as field failures. The literature search did not discover any failure mechanisms for VLSI/ULSI devices which do not also pertain to SSI, MSI and LSI devices. A reasonable approximation of early and middle-life for VLSI/ULSI microcircuits would therefore be an extrapolation of MIL-HDBK-217E to the complexity of these advanced technology components. From an evaluation of available VHSIC data, the extrapolation for MOS VLSI devices seems reasonable, but the activation energy requires modification.

The IITRI/Honeywell SSED VHSIC Report^[36] endeavored to create time-dependent failure rates (hazard rates) for early- and middle-life failure mechanisms. The mechanisms addressed included oxide failures, metal failures, hot carrier effects, ESD effects, and miscellaneous defect failures. In the

present study efforts, that data was analyzed to determine the actual shape of the distributions (as opposed to assuming a decreasing exponential based upon two points). The three primary defect areas contributing to the early-life failure rate were found to be oxide, metal, and miscellaneous; all others were at least an order of magnitude smaller in contribution. The oxide data is plotted in figure 4.1-2, the metal data in figure 4.1-3, and the miscellaneous data in figure 4.1-4. The intervals were those given in the IITRI/Honeywell VHSIC report, and were so chosen because in many cases sources reported failures occurring within a time interval. The failure rates were determined by dividing the number of failures in each interval by the accelerated parthours from operating life tests, burn-in, and various environmental tests (adjusted to 25°C based on the Arrhenius relationship) for that interval. As can be seen, the defects are not distributed as decreasing exponentials which would be straight lines with negative slope on a logarithmic scale. Instead, since the failures are assumed to be random, an average failure rate was calculated at 25°C as shown in the figures. The failure rates were then adjusted for temperature by use of the appropriate activation energy for the failure mechanism, as extracted from the VHSIC report, and summed to get a total failure rate. Once this was done, a combined activation energy, (E₃) was calculated by using the Arrhenius relationship (see Table 4.1-4) and weighting according to the partial contribution of each mechanism to the total failure rate. The activation energy is not constant, but increases with temperature; the range is .31 eV at 30°C to .325 eV at 150°C. However, for MOS devices, a value of .35 has been selected because this value is conservative (all errors are positive), and it is equal to the value calculated in derivation of the early-life MOS microprocessor model (.35 eV). The failure rate using .35 eV is presented over temperature in the column "FR using EA =0.35." The value at 25°C is .029 failures per million hours, implying a C1 complexity value (in the format of the MIL-HDBK-217E model) of .29 for VLSI/ULSI microcircuits (C_1 is equal to ten times the failure rate at 25°C). MIL-HDBK-217E may be considered accurate if (a) the .29 value is used for VLSI/ULSI complexity levels, and (b) the activation energy for MOS devices, (HMOS, NMOS, CMOS, etc) is changed to 0.35 eV. Insufficient data was available for this contract to develop VLSI/ULSI bipolar failure rates.


FIGURE 4.1-2



OXIDE EARLY-LIFE FAILURE DATA^[36], $e_A = 0.3 \text{ eV}$

RANGE	(HOURS)	MIDPOINT	In MIDPOINT	LAMBDA (25°C)
0	- 2,344	1,172	7.0665	.004652
2,345	- 8,204	5,275	8.5707	.008119
8,205	- 16,950	12,578	9.4397	.000606
16,951	- 24,417	20,684	9.9371	. 01 3848
24,418	- 48,834	36,626	10.5085	.053133
48,835	- 49,224			
		49,640	10.8126	. 142502
49,225	- 50,446			
50,447	- 138,452	94,450	11.4558	.003812
138,453	- 193,123	165,788	12.0185	.084240
AVERAGE	LAMBDA			.0269


FIGURE 4.1-3



METAL EARLY-LIFE FAILURE DATA [36], $e_A = 0.55 \text{ eV}$

RANGE (HOURS)	MIDPOINT	In MIDPOINT	LAMBDA (25°C)
0 - 59,872	29,936	10.3068	.000182
59,873 - 209,553	134,713	11.8109	.000146
209,554 - 623,669	416,612	12.9399	.000115
623,670 - 1,247,337	935,504	13.7488	.000323
AVERAGE LAMBDA			.000219

FIGURE 4.1-4



MISCELLANEOUS FAILURE DATA [36], $e_A = 0.423 \text{ eV}$

RANGE (HOUR	RS)	MIDPOINT	<u>ln MIDPOINT</u>	LAMBDA (25°C)
0 - 1	1,543	5,572	8.6607	.000630
11,544 - 2	20,183	15,864	9.6718	.000422
20,184 - 4	10,402	30,293	10.3187	.007634
40,403 - 6	6,083	53,243	10.8826	.000202
66,084 - 7	70,642	68,363	11.1326	.001151
70,643 - 8	32,514	76,579	11.2461	.000910
82,515 - 11	2,394	97,455	11.4871	.000286
112,395 - 12	20,244	116,320	11.6641	.004195
120,245 - 21	10,243	165,244	12.0152	.000984
210,244 - 24	10,488			
		226,328	12.3297	.001777
240,489 - 24	12,412			
242,413 - 35	55,239	289,826	12.6076	.000796
355,240 - 39	93,352	374,296	12.8328	.002183
393,353 - 42	20,487	406,920	12.9164	.003678
420,488 - 1,5	10,862	965,675	13.7806	.019915
AVERAGE LAMBDA	<u> </u>			.001872

Table 4.1-4
VLSI/VHSIC MODEL

														•		<i>-</i>	-										
* ERROR	EA=0.35	0.0	2.61	5. 13	7.57	8.92 6	12.18	14.34	16.39	18.34	20. 19	21.93	23.55	25.06	26.46	27.75	28.91	29.97	30, 91	31.73	32.4	83. 54	88 \$2	33.50	34.20	34.37	8. 4.
FR USING	EA=0.35	0620 .	. 0363	. 0451	. 0557	.0682	. 0832	. 1007	. 1213	. 1453	. 1731	. 2051	. 2420	. 2842	.3322	.3867	4484	.5178	. 5958	. 6830	7802	888	1.0082	1, 1407	1.2867	1,4473	1.6233
E SUB A	AVG=. 31/	1	.310	.311	.311	.312	.312	.313	.313	.314	.314	.315	.315	.316	.317	.317	.318	.319	.319	.320	.320	.8	æ.	88.	88.	.324	.325
FR/. 0290		1.000	1.220	1.480	1,786	2.143	2.559	3.041	3, 597	4.237	4.971	5.808	6.762	7.844	9.069	10.451	12.007	13, 754	15,710	17.897	20.336	23.049	26.063	29. 404	33.100	37. 182	41.683
FR-TOTAL	(HHL)	.0230	. 0353	. 0429	. 0517	. 0621	. 0741	.0881	. 1042	. 1221	. 1440	. 1682	. 1959	722.	. 2627	.3027	.3478	.3984	. 4551	. 5184	.589	.6671	. 7550	. 8518	. 9588	1.0771	1,2075
FR-MISC.	(HHT)	. 0019	. 0025	. 0032	.004	. 0053	. 0067	.0084	. 0105	. 0131	. 0162	. 0199	. 0243	.0295	.0356	.0428	. 0511	. 0609	1270	. 0850	9660 ·	. 1168	. 1360	. 1579	. 1826	.2105	. 2418
FR-OXIDE		.0269	.0326	. 1393	. 0470	.0560	. 0663	.0781	. 0916	. 1069	. 1242	. 1436	. 1655	. 1898	.2170	.2472	. 2805	.3173	.3578	.4022	. 4508	. 5037	. 5614	.6240	. 6918	. 7550	. 8440
FR-TEIM		.000	<u>ස</u> විටි	, 0 06 4	. 00 15	. 00 6 8	.00T	. 005	. 0031	900 0.	. 00055	. 0047	. 0061	G100 .	.01	.0128	. 0161	25 20.	2520 .	38 0.	.0365	.0472	. 05%	669 0 .	. 0845	. 1015	. 1216
可	₹	88 87	8 8	808	313	318	83	88	88	88	843	348 8	88	88	99	998	373	378	88	88	88	88	₽	\$	413	418	\$
₽	3	83	ස	R	8	\$	20	ß	ල	33	2	75	සි	8	6	જ	9	105	110	115	120	125	130	5	140	145	150

MIL-HDBK-217E does not distinguish between MOS and bipolar devices in the Cl terms for SSI. MSI and LSI devices. The predominant failure mechanism for MOS devices is TDDB which, as is well documented in the literature, has an activation energy of 0.3 eV, whereas the most common bipolar mechanisms are metallization defects and electromigration which have activation energies ranging from 0.42 to 0.9 eV. This implies that bipolar devices, having higher activation energies, will have higher failure rates than will MOS devices of similar maturity and complexity. This would be plausible if the failure rates of the two technologies were similar at 25°C; however, reliability data published by British Telecom^[101] indicates that, for each level of IC complexity, the intrinsic failure rate of MOS devices is approximately 3.6 times higher than that of bipolar devices in benign environments. Assuming that this ratio holds for ICs at 25°C, the value of Cl for bipolar VLSI devices should be .08, rather than .29. Using the complexity progression of MIL-HDBK-217E yields C1 values ranging from .0025 (SSI) to .08 (VLSI) for bipolar devices. The failure rates of bipolar devices will thus be lower than those of CMOS devices up to a temperature of 109°C (assuming the MIL-HDBK-217E energy of 0.5 eV for LSTTL).

To develop the microprocessor failure rates, data was compiled from two sources, [97, 104] and a summary is presented in Table 4.1-5. As was done in MIL-HDBK-217E, the devices were grouped by bit complexity although some of the assignments were subjective (based upon device description). Several points need to be made concerning the data for these devices:

- 1. The database was very small.
- 2. Some manufacturers' data show no distinction in failure rate due to device complexity.
- 3. Very little, if any, correlation was found between device package type and die-related failure mechanisms for hermetic versus molded plastic packages. The reason for this is that microcircuit manufacturers today employ die passivation in non-hermetic applications. Corrosion will not be a problem, particularly for the short duration and controlled environment of a burn-in or life test from which this data was derived.

Table 4.1-5 Microprocessor Data

		D level λ @ 70°C	B level λ @ 70°C	EA (AVG)	B level λ@25°C	IJ	13
TECHNOLOGY	TYPE	(FPMH)	(FPMH)	(6V)	(FPMH)	Computed	Proposed
HMOS NMOS HMOS	8 Bit Microprocessor 8 Bit Controller 8 Bit Controller	. 190 . 324 . 313	.0576 .0982 .0948	4.6.6.	.0075 .0212 .0205	.07	
Ш	8 Bit Average (MOS) 8 Bit Controller (Bipolar)	.275	.833 .0648	.33	.0154	.15	.14
HMOS HMOS HMOS HMOS	16 Bit CPU 16 Bit Coprocessor 16 Bit Microprocessor 16 Bit Microprocessor	.757 .566 .510 .577	.2294 .1715 .1545	. 3 . 3 . 3 . 3 . 3	.0297 .0201 .0334 .0251	.30 .20 .33 .25	
111	16 Bit Average (MOS) 16 Bit Controller (Bipolar)	.603	.1827	. 54	.0276	.28	.28
HMOS HMOS HMOS	32 Bit Controller 32 Bit Microprocessor 50 Process Numerical Data Processor (NDP)	1.147 1.069 1.333	.3476 .3239 .4039	. 3 . 45 . 36	.0751 .0325 .0642	.75 .33 .64	
11L	32 Bit Average (MOS) Bus Arbiter (Bipolar)	1.183	. 3585 . 3676	.37	.0541	. 54 . 29	.56
	MOS Average Bipolar Average			. 35			

- 4. The assignment of complexity factors to devices such as CPUs, controllers, coprocessors, clock-drivers, bus arbiters, and other microprocessor peripherals is difficult to do.
- A microprocessor comprised of one or two microcircuit chips will be more reliable than one comprised of more, but lower-complexity, microcircuits.

As shown in Table 4.1-5, the data was presented in the form of failure rates from life tests of commercial devices (D quality level) at 70°C. These failure rates were then adjusted to B-level by dividing by 3.3, the value of π_Q for the D quality level (see paragraph 4.6.1 for derivation of this value). The database provided activation energies for each failure mechanism experienced by each device type listed. Failure rates were also presented for each failure mechanism. Average activation energies were obtained by weighting according to their percentage contribution to the total failure rate at 70°C. An example calculation is given below:

```
mechanism A: .3 \text{ eV} .04 \text{ fpmh}

mechanism B: .5 \text{ eV} .20 \text{ fpmh}

mechanism C: .4 \text{ eV} .56 \text{ fpmh}

average E_A: ((.3 \times .04) + (.5 \times .20) + (.4 \times .56)) / .80 = .42 \text{ eV}
```

Using the average activation energies, the failure rates at 25°C were calculated by employing the Arrhenius relationship:

```
\lambda 25 = \lambda 70 * exp [E_A / K (1/343 - 1/298)], where $\lambda 25$ is the failure rate at 25°C $\lambda 70$ is the failure rate at 70°C $E_A$ is the average activation energy $K$ is Boltzman's constant (8.617E-5 eV/°Kelvin) $343$ is 70°C in Kelvin, and 298 is 25°C in Kelvin
```

The C $_1$ values for these devices were derived to be consistent with the MIL-HDBK-217 convention (a π_T value of 0.1 at 25°C) by multiplying the failure rates at 25°C by 10. It should be noted that the failure rates and

 C_1 values approximately double for each increase in microprocessor bit complexity. Consequently, the proposed values of C_1 to be used are presented in the last column of Table 4.1-5. The values for bipolar devices are less than half the MOS values at 25°C. This is because the failure rates of the two technology devices at 70°C were similar, but the bipolar devices had higher activation energies.

Two factors which had been considered for inclusion in the models were omitted. The first is a voltage-acceleration factor for MOS devices. While it is true that the predominant MOS failure mechanism, oxide failure, is accelerated by higher voltages, most MOS devices now operate at 5 volts. To attempt to correct for higher voltages in a defect model is inconsistent with ease of use, and that level of accuracy is not supported by the database. Furthermore, devices made to operate at higher voltages should have thicker oxides; the end-life model presented in section 4.1.3.1 should be used to assess the voltage effect.

The second factor is an electrostatic-discharge factor to reflect the device susceptibility to ESD damage. While the susceptibility can be quantified, the probability of failure due to that susceptibility cannot because it is dependent upon how the device is handled. From our experience in the Westinghouse Reliability Analysis Laboratory, approximately 0.1% of all failures are attributable to ESD; therefore, if an ESD factor was desired, a value of 1.001 could be used. It has been omitted from our models in the interest of simplicity, and also because it is "in the noise" of the accuracy of the early-middle-life models. Other electrical overstress failure rates, which are purely secondary events, should not be included in any early-midlife prediction model.

4.1.3 End-Life Failure Mechanism Models

Figure 4.1-5 shows graphically how the Superposition Model is developed for modeling end-life failure prediction. With three failure mechanisms competing on a particular microcircuit, it is necessary to know the failure rate of the microcircuit at a particular time, tl. If the values of the cumulative

failure distributions (probability of failure functions) for each mechanism (appropriately scaled) at time the are small (i.e., less than 1% - a reasonable assumption at the time the microcircuit is delivered as part of a system), then the value of the total cumulative failure distribution is approximately the sum of the cumulative failure distributions of each mechanism. Although many potential failure mechanisms can be identified, their impact on the total cumulative failure distribution may not be significant. An understanding of which mechanisms must be modeled for each VLSI/ULSI technology was pursued.


From literature searches and in-house failure analyses, a list of failure mechanisms affecting VLSI/ULSI microcircuits was developed. The electrical mechanisms are outlined in Table 4.1-6. Of those failure mechanisms, it was necessary to identify those which are related to common cause failures. The list was reduced to three failure mechanisms: time dependent dielectric breakdown (TDDB), electromigration (EM), and charge injection (CI). The latter mechanism was further discounted as being a design consideration rather than an inherent physical property and therefore should not contribute to the total end-life failure distribution (see section 4.1.3.3). With the common cause failure mechanisms identified, each mechanism was quantified using available data from literature and in-house reliability analysis programs. A survey of these microcircuits was performed to make the model user-friendly. The methodology for applying the end-life failure mechanism models to specific microcircuits can be found in section 4.1.4.

4.1.3.1 TDDB Model

According to the literature on time-dependent dielectric breakdown (TDDB), [16] failure occurrences are distributed normally with the logarithm of time. The general form of the failure density function is

$$f(t) = \frac{1}{\sigma t \sqrt{2\pi}} \exp \left[(-1/2) \left(\frac{\ln t - (A_A * \ln (t_{50\%} / (A_T * A_{EF})))}{\sigma} \right)^2 \right],$$
(4.1.9)

Superposition: An Example



$$F(t) = 1-[(1-Fa(t1))(1-Fb(t1))(1-Fc(t1))]$$

Fa(t1) = 0.0100

Fb(t1) = 0.0020

Fc(t1) = 0.0008

F(t1) = 0.0128

Note: F(t1) ~ Fa+Fb+Fc

Figure 4.1-5

Table 4.1-6 Potential Electrical Failure Mechanisms for Advanced Technologies

<u>Mechanism</u>	<u>Failure Mode</u>	Accelerating Conditions
Time Dependent Dielectric Breakdown	Gate shorts, interlayer shorts in interconnection system	Voltage, increased temperature
Electromigration	Interlayer or intralayer shorts in interconnection system, and open circuits	Current, increased temperature
Hot Carriers	Threshold shifts, g _m shifts	Source/drain voltage, decreased temperature
Mobile Ions	Threshold shifts	Gate/source voltage, decreased temperature
Surface State Movement	Leakage	Radiation, current
Latent ESD Damage	Gate shorts, protection network shorts	Voltage, current
Corrosion	Opens in interconnections	Humidity, increased temperature
Unequal Metal Diffusion Rates	Contact resistance change	Current, increased temperature

where:

 $t_{50\%}$ = median of the reference distribution

 σ = standard deviation of the reference distribution

 A_{Δ} = acceleration factor due to area

 A_T = acceleration factor due to temperature

 A_{FF} = acceleration factor due to an electric field.

Area Acceleration Factor

Dielectrics are inherently defective because of their amorphous structure. Defects will always exist no matter how small an area is being stressed. It is assumed that dielectric defects are randomly distributed along two dimensions and are indistinguishable. Bose-Einstein statistics allow the determination of the defect density, $^{[38]}$ D(t), knowing the area of the structure in question, A, and the probability of failure function, F(t). For this uniform defect density,

$$D(t) = (1/A)(F(t) / (1 - F(t))). (4.1.10)$$

From this expression, the probability of failure function can be obtained for structures of different areas, assuming the defect density and the failure mechanism are the same. That is,

$$(1/A_0)(F_0(t) / (1 - F_0(t))) = D(t) = (1/A_S)(F_S(t) / (1 - F_S(t))),$$

$$(4.1.11)$$

where A_0 = area of the reference structure A_S = area of the new structure

Rearranging terms gives

$$F_0(t) = [1 + (A_S / A_0)((1 / F_S(t)) - 1)]^{-1}.$$
 (4.1.12)

This equation describes the relationship between the probability of failure for the new structure, $F_S(t)$, and the probability of failure for the reference structure, $F_O(t)$, at any time t.

The area acceleration factor, A_A , is defined by

$$A_A = \mu_S / \mu_O = \ln(t_{S 50\%}) / \ln(t_{O 50\%}),$$
 (4.1.13)

where $t_{S=50\%}$ = median of the distribution of the new structure $t_{O=50\%}$ = median of the distribution of the reference structure.

Although μ_0 is known, μ_S must be determined to calculate the value of A_A for the new structure. One method for determining the value of μ_S is to realize that $F_S(t=t_{S=50\%})=0.5$, by definition. Substituting this value into equation 4.1.12 gives

$$F_0(t_{S,50\%}) = A_0 / (A_0 + A_S).$$
 (4.1.14)

 $F_O(t_{S~50\%})$ is the probability of failure of the reference structure at the time in which 50% of the new structures would fail. Since the $F_O(t)$ function is known, and the associated number of sigmas away from the reference median, Z, can be approximated by the area under the normal (gaussian) density function provided by tables in most comprehensive statistics texts or by the software program in Appendix C, it is possible to determine μ_S directly by

$$\mu_{S} = \mu_{O} + (Z * \sigma).$$
 (4.1.15)

The variance, σ^2 , for a uniform defect density is 1, and equation 4.1.15 can be rewritten

$$\mu_{S} = \mu_{O} + Z.$$
 (4.1.16)

Substituting equation 4.4.16 into equation 4.1.13 gives

$$A_A = 1 + (Z / \mu_0)$$
 (4.1.17)

where $\mu_0 = \ln(t_{0.50\%})$.

For convenience, Table 4.1-7 provides Z values for some values of $F_0(t)$.

Table 4.1-7 Common Z-Values

F _O (t)	Z-Value
0.0013	3.00
0.0228	2.00
0.1587	1.00
0.5000	0.00
0.8413	-1.00
0.9772	-2.00
0.9987	-3.00

Temperature Acceleration Factor

The acceleration factor due to temperature, A_T , is given by the well-known Arrhenius relationship: [16]

$$A_T = \exp \left[\frac{E_a}{k} \left(\frac{1}{T_0} - \frac{1}{T_S}\right)\right], \qquad (4.1.18)$$

where:

 E_a = experimentally determined activation energy (0.3 eV)

k = Boltzmann's constant = 8.617 E-5 eV/°K

 T_{ς} = operating stress temperature, user supplied (°K)

 $T_0 = reference temperature (295°K)$

Electric Field Acceleration Factor

The acceleration factor due to the applied electric field, $A_{\rm EF}$, is given by [16]

$$A_{EF} = \exp [B * (E_S - E_O)],$$
 (4.1.19)

where:

 E_S = operating electric field stress (user supplied Mv/cm)

 E_{Ω} = reference electric field stress (2.222 Mv/cm)

B = experimentally determined electric field constant (4.5 cm/Mv)

Reference Distribution

A literature review identified reasonably consistent values for the acceleration coefficients, E_a and B while accelerated life data on Westinghouse test structures was used to develop the reference distribution statistics, μ_0 and σ .

Table 4.1-8 lists the pertinent parameters and references from which the values of E_a and B were derived. The value of $E_a=0.3$ eV was consistent for dielectric thickness between 100 Å and 1100 Å. The value of B varied considerably between authors. Crook^[16] identified a B of 16.1 for known defective oxides of 400 Å to 1100 Å. Abadeer^[17] identified a B of 6.4 for oxides of 150 Å to 450 Å. Baglee^[12] identified a B of approximately 4.5 for 100 Å oxides. Hokari^[13] identified a B of 4.0 for 600 Å to 1000 Å. The value of B is apparently dependent on the type of dielectric defect; however, since the end-life failure distribution is defined as wear out of the dielectric, not random defects, the value of B = 4.5 was most consistent for dielectric thickness between 100 Å and 1000 Å.

The test structure used in the accelerated life test had total gate area, field oxide periphery and polycrystalline silicon gate periphery comparable to a 4k SRAM. The gate area, specifically, was 1.782E5 um² (5.25 log um²). The thermally grown oxide thickness was 225 angstroms. The life test was a ramped voltage-breakdown test where the voltage on the gate was ramped at 5V/second, starting at 0 volts with the silicon substrate at 0 volts. The breakdown voltage was the voltage at which >1 uA of current was measured between the gate and substrate. Subsequent isolation tests of the structures verified catastrophic breakdown had occurred. All testing was performed at 22°C on a Keithley 350 tester.

Because of the linear relationship between breakdown voltage and the normal distribution of cumulative percent failure, a linear least squares fit to the data was performed to obtain the median breakdown voltage, $V_{b\ 50\%}$, and the standard deviation, σ_{b} . Table 4.1-9 shows the results of the life tests of seven wafers of 15 test structures each.

Table 4.1-8 Observed Dielectric Breakdown Parameter Values

	=	5 2
ref	-	
sig		1.54 0.93 -1.63 -1.63 1.38
mu (hrs)		3.04 2.02 1.11 1.0.34 1.6.03 1.2.37
B (cm/Mv)		4.25-4.61 4.25-4.61 4.25-4.61 4.25-4.61
Ea (eV)		6.00 8.00 8.00
defect density	65	**************************************
defect type	Si > 65% surface Si 0% ox intrinsic <25% <15% <5% <45% <45% <45% <45% <45% <45% <45	courteric 45% breakdown 55%
stress cond (Mv/cm)	constant Si field su time vary Si u u	stress stress votage short duration 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
dielec stress brkdwn temp temp cond (C) (C) (Mv/cm)	2	×8
stress temp (C)	\$ \$ \$	22 22 22 23 25 25 25 25 25 25 25 25 25 25 25 25 25
dielec temp (C)	1000	0 0000000000000000000000000000000000000
сар	0.1 4000 A poly Si poly Si 0.1	0.1 poty si 0.1 poty Si 0097 5000A LPCVD poty 0097 0097 0097 0097 0097
dielec area (cm2)	0.1	0.11 0.0097 0.0097 0.0097 0.0097 0.0097 0.0097
dielec diele thick area (A) (cm2)	32 110 348 621	88 0 00000000 0000000000000000000000000
dielec type	thermal SiO2	oxide1 oxide2 thermal SiO2

Table 4.1-8 Observed Dielectric Breakdown Parameter Values CONTD

ļ		
ref	72	£
sig		22.2.2.2.4.2.2.2.2.2.2.2.2.2.2.2.2.2.2.
		7.07 3.2.88 3.2.25 2.21.29 7.00 7.00 7.00 7.00 7.00 7.00 7.00 7.0
B mu (cm/Mv) (hrs)		6.09 3.54 3.55 5.25 5.27
Éa (eV)	6.0	
defect density	P	
de fect type	enlarged weak spot and increased leakage	
stress cond (Mv/cm)	voltage ramp but doesn't matter	8.5v 12v 17v 25v 25v 2.4 2.4 2.4
stress brkdwn temp cond (C) (Mv/cm)	_12 to	2222222
stress temp (C)	-196 to 250	051 051 051 051 051 051
dielec stemp (C)		
сар	doesn't matter	0.0012 poly Si 0.0012 0.0012 0.0012 0.0072 0.00503 0.000852 .0000529 Al
dielec area (cm2)	doesn't matter	0.0012 0.0012 0.0012 0.0012 0.0072 0.00852 0.000852
dielec thick (A)	<50A	700 700 700 700 700 700 700 700 700 700
dielec type	thermal SiO2	fet Si02

Table 4.1-8 Observed Dielectric Breakdown Parameter Values CONTD

\			
ref	16		- 12
sig	12.84	11.54 20.24 20.44 18.44 12.94 13.94 13.44	
mu (hrs)	16.12 5.44 12.84	14.34 20.24 21.64 25.44 25.44 15.64 13.24 13.24	
B (cm/Mv)	16.12	252555555 555555555 55555555 5555555 555555	6.45 6.45 6.45
Ea B (eV) (0.3		
defect density			
defect type			
stress cond (MV/cm)	const volt until	brkdwn 5 2 2 2 2 2 2 2	
stress brkdwn temp cond (C) (Mv/cm)			
stress temp (C)		<i>xxxx</i> 555	222
dielec temp (C)			
cap	.015 n-type poly	T S S S S S S S S S S S S S S S S S S S	
dielec area (cm2)	0.01	0.017 0.015 0.0035	
dielec thick (A)	099	850 1390 1100 1100 400 400 400	150 300 450
dielec type	thermal SiO2		

Table 4.1-9 TDDB Experiment Results

Lot	Wafer	V _b 50% ^(V)	σ _b (V)	r ²
			~	
6424	- 11	20.73	0.15	0.84
6424	- 12	20.36	0.17	0.96
6424	- 17	20.76	0.11	0.91
6424	- 19	20.74	0.08	0.83
6424	- 24	20.42	0.25	0.90
6431	- 10	20.39	0.26	0.80
6431	- 13	20.21	0.35	0.85
Avera	age	20.52	0.20	
Error	•	0.21	0.09	

Worst case estimates of V_{b} 50% and σ_{b} were obtained using

$$V_{b} = average(V_{b} = 50\%) - 3 * error(V_{b} = 50\%)$$
 (4.1.20)

$$\sigma_b = \text{average}(\sigma_b) + 3 * \text{error}(\sigma_b)$$
 (4.1.21)

The conservative estimates of $\rm V_b$ and σ_b were calculated to be 19.90 volts and 0.47 volts, respectively.

The relationship between breakdown voltage under ramped voltage stress and time at a constant voltage stress is given by $^{[17]}$

$$t = (t_{OX}/BR) \exp [B(E_R - E_O)]$$
 (4.1.22)

where:

t = the time required to attain a probability of failure under a constant electric field stress, E_{O} , that is the same as the probability of failure obtained by ramping when electric field reaches a value, E_{D} .

t_{Ox} = dielectric thickness

R = ramp rate

 E_{p} = breakdown electric field when ramping

 E_{\cap} = electric field at desired constant operating voltage

B = experimentally determined constant.

Using this relationship, the values of μ_0 and σ were determined to be 8.4 and 0.4 log hours, respectively, for a constant operating voltage of 5 volts.

With the TDDB reference distribution statistics identified, the user must determine the acceleration factors for total transistor gate area, dielectric temperature, and electric field stress to obtain the TDDB distribution statistics for the microcircuit in question. Figures 4.1-6 through 4.1-8 are plots of equations 4.1.17-4.1.19 and may be used instead of equations 4.1.17-4.1.19 to determine the area acceleration factor, $A_{\rm A}$, the temperature acceleration factor, $A_{\rm T}$, and the electric field acceleration factor, $A_{\rm EF}$, respectively. From the TDDB distribution statistics for the microcircuit, the user can calculate probability of success, hazard rate, and effective hazard rate at any time t for TDDB. Alternatively, the user can use the tables in Appendix D to determine the probability of success at 10,000 hours and the hazard rate at 10,000 hours given total transistor gate dielectric area, junction temperature and electric field stress.

Note: Tables 4.1-10 and 4.1-11 provide one example of each of the TDDB probability of success and effective hazard rate distributions, respectively. The comprehensive associated tables for TDDB effective hazard rate may be found in Appendix A.

TODB: PROBABILITY OF SUCCESS AT 10000. HOURS FOR AREA = 4.00 LOG SOUARE MICRONS Table 4.1-10

5.0	62.658 87.556 117.243 151.579 190.339 233.252 280.018		690.121 757.294 825.928 895.833 966.834 999.000		%3.000 %3.000 %3.000 %3.000 %3.000
4.8	11.137 18.622 29.040 42.720 59.862 80.542 104.743 132.372	284 301 226 850 850	360.363 6 406.845 7 455.217 8 505.299 8 556.917 9 664.134 9	2441 2657 270 270 270 270 270 270 270 270 270 27	899.000 899.000 899.000 899.000 899.000 899.000 899.000
4.6	. 787 1.717 3.396 6.164 10.380 16.386 24.477 34.873	.724	537 466 466 924 195 143	225 225 225 225 225 225	25. 26. 26. 26. 26. 26. 26. 26. 26. 26. 26
4.4		314 259 320 320	41.864 149 53.763 176 67.442 206 82.887 237 00.059 271 18.903 306 39.349 342	319 4,932 733 733 733 734 735 735 735 735 735 735 735 735 735 735	5.294 813 9.561 860 3.416 907 7.800 954 2.659 999 7.940 999
4.2	.000 .000 .002 .005 .015 .039	419 800 432 423 894	5.974 4 8.793 5 12.474 6 17.123 8 22.831 10 29.664 11 37.669 13	.873 .895 .686 .627 .679 .938 .938	0.954 446 1.649 479 5.102 513 5.261 547 3.076 582 1.501 617
0.4	000 000 000 000 000 000 003		.311 .552 .934 11.510 13.46 2.509 2.074 3.074	114 698 890 890 745 307 613 687 687 687 687	824 200 794 221 506 243 938 265 065 288 065 288
(MV/cm)	000000000000000000000000000000000000000		.005 .010 .022 .043 .143	.402 7. .639 9. .981 12. .110 21. 2.260 25. 2.470 32. 5.470 32. 5.470 39.	.736 64 .626 74 .959 85 .755 96 .027 109
ess	000000000000000000000000000000000000000	000	.000 .000 .001 .002 .003	.007 .013 .023 .069 2 .112 2 .177 4 .408 7 .597 9	.851 11 .188 14 .624 17 .178 21 .869 26 .716 30
c Field Stu 4 3.6	000	000		000 000 000 000 000 000 000 000 000 00	030 1 047 1 072 2 106 2 155 3
Electric .2 3.4	000000000000000000000000000000000000000	000	00000000	900000000000000000000000000000000000000	000000000000000000000000000000000000000
3	000000000000000000000000000000000000000	0000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
3 3.0				000000000000000000000000000000000000000	
5 2.8	000000000000000000000000000000000000000				
2.6	2000000	'		000000000000000000000000000000000000000	
2.4				000000000000000000000000000000000000000	
2.2					
2.0				000000000000000000000000000000000000000	
160	9 2 5 5 8 8 8	34 080	888388	100. 100. 115. 120. 130. 145.	021 031 031 051 051

Figure 4.1-6 Area Acceleration Factor for TDDB






Figure 4.1-7 Temperature Acceleration Factor for TDDB



Temperature Acceleration Factor

Figure 4.1-8 Electric Field Acceleration Factor for TDDB



Field Acceleration Factor (log factor)

4.1.3.2 Electromigration Model

According to the literature on electromigration (EM), [23] failure occurrences are distributed normally with the logarithm of time, similar to TDDB. The general form of the failure density function is

$$f(t) = \frac{1}{\sigma t \sqrt{2\pi}} \exp \left[(-1/2) \left(\frac{\ln t - (\ln(t_{50\%} / (A_T * A_J)))}{\sigma} \right)^2 \right], \tag{4.1.23}$$

where:

 $t_{50\%}$ = median of the reference distribution

 σ = standard deviation of the reference distribution

 A_T = acceleration factor due to temperature

 A_1 = acceleration factor due to current density.

Temperature Acceleration Factor

The acceleration factor due to temperature, A_T , is given by the well-known Arrhenius relationship: [16]

$$A_T = \exp \left[\frac{E_a}{k} \left(\frac{1}{T_O} - \frac{1}{T_S}\right)\right],$$
 (4.1.24)

where:

 E_a = experimentally determined activation energy (.5 eV)

k = Boltzmann's constant = 8.617 E-5 eV/K

 T_{c} = operating stress temperature (user supplied K)

 T_0 = reference temperature (488 K)

Current Density Acceleration Factor

The acceleration factor due to current density, $A_{\rm J}$, is given by $^{[18]}$

$$A_{J} = (J_{S} / J_{O})^{n}$$
 (4.1.25)

where:

 J_S = effective operating current density (user supplied MA/cm²) J_O = reference current density (1 MA/cm²)

n = experimentally determined exponent (2)

Reference Distribution

A literature review identified consistent values for the acceleration coefficients, E_a and n, and the reference distribution statistics, μ_0 and σ . Table 4.1–12 lists the pertinent parameters and references from which the values of E_a and n were derived. The most thorough work in understanding electromigration was done by Schafft and associates. From this work, consistent values of E_a and n were determined to be 0.5 eV and 2, respectively. These values were determined for Al-1% Si metallization. This metallization system is expected to be the worst-case system for interconnect on VLSI/ULSI microcircuits, since pure Al is never used because of process considerations such as over-sintering of shallow junctions. Other metal systems, such as Ti-AL-TiW, do not readily electromigrate because of the heavier metal ions. (There is, however, concern that resistance changes may occur to cause performance problems which are difficult to quantify.)

In addition to the values of the acceleration coefficients, Schafft also developed the reference distribution statistics, $t_{0.50\%}$ and σ . The values of these statistics were determined to be 32.12 and 0.33 hours with associated errors of 2.38 and 0.04 hours, respectively, for an operating temperature of 175°C, a current density of 1 MA/cm², for all interconnect lengths greater than 800 μm . Worst-case estimates of $t_{0.50\%}$ and σ were obtained using

$$t_{0.50\%}$$
 (worst case) = $t_{0.50\%}$ - 3 * error ($t_{0.50\%}$) (4.1.26)

$$\sigma \text{ (worst case)} = \sigma + 3 * \text{error } (\sigma). \tag{4.1.27}$$

Table 4.1-12
Observed Electromigration Parameter Values

Conditions	J (A/cm2)	c	Ea	t50 (hrs)	o (hrs)	t50 (hrs) o (hrs) Temp (deg C)	ref
Al-Cu-Si Films	1E5 - 2E6	5	5.		.25	150 - 250	54
Al-Ti-W Stripes w/thermal gradient wo/thermal gradient	2.5E6 2.5E6				.52	185 185	23
Constant Current	2E6	~	.43	4538583455438 8524355438	5.5.1.2.2.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3	25255555555555555555555555555555555555	27 27
			4.			150 - 250	50
Al-Si Alloy Films	6.6E5		.54		.236	.2365 < 230	28
Al-Cu-Si Films	1.6E6 - 2E6	7	٠.		.25	.5 195 - 250	54
Au-Cu Alloys	2E6			1600 819 525 354 15	1,42 1,73 1,43	250 250 250 250 250	17
Al-Poly Si Metal			٥.			150 - 220	53
Al-Si Films leakage open		2.3	.9 +/1 .5				30
Al Ti-W / Al	2E6 1E6 - 4E6	2.06	.56 +/04			125 - 300	31
Al /.5% Cu / 1% Si	2E6	1.7	.55			125	32
	< 1E5 1E5 - 1E6 .45E6 - 2.88E6 1E6 - 2E6	1.5 2 2 4.5					33

Observed Electromigration Parameter Values (CONTD)


Conditions	J (A/cm2)	c	Ea	t50 (hrs) o	(hrs)	t50 (hrs) o (hrs) Temp (deg C)	ref
Small Grain Large Grain Glassed Large Grain	.55E6 - 2.88E6 .5E62E6 .45E69E6		.48 .84 1.2		} }	180 180 180	33
Al	4E6	7			.56	125	34
٩١	.333E6 & .242E6 .283E6 & .189E6 .268E6 & .179E6	~~~	.511 .525 .529	1039 2318 2672	۲- 86	2 <u>55</u> 5	35
Al / 1% Si	1E6	7	۶:	32.12	.33	175	22

The conservative estimates of $t_{0.50\%}$ and σ were calculated to be 24.98 hours and 0.45 hours, respectively.

Since metals do not have an intrinsic defect density, the variance in lifetime is most probably due to process variations. It is noted that the variance for EM is much smaller than the variance for TDDB.


With the EM reference distribution statistics identified, the user must determine the acceleration factors for metal film temperature and current density to obtain the EM distribution statistics for the microcircuit in question. Figures 4.1-9 and 4.1-10 may be used to determine the temperature acceleration factor, A_T , and the current density acceleration, A_J , respectively. From the EM distribution statistics for the microcircuit, the user can calculate the probability of success, hazard rate, and effective hazard rate at any time t for EM. Alternatively, the user can use tables 4.1-13 and 4.1-14 to determine the probability of success and effective hazard rate at 10,000 hours given junction temperature and effective current density.

Figure 4.1-9 Temperature Acceleration Factor for EM



53

Figure 4.1-10 Current Density Acceleration Factor for EM



Current Density Acceleration Factor

1(0)	70	.05	8	.08	. 10	.13	Cur	Current Density		(MA/cm2)	07.	.50	09.	.80	1.00	1.30
(1	1 1 1 1 1 1		r 1 1 8 1	1 4 4 5 1	! ! ! !	1 † 1 †	1 6 1 1	} 4 1 1 1	1 1 1 1 1 1	; ; ; ;	·			: : : :	; ; ; ; ;	
	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	000001	1.00000	1.00000	. 00000	00000	1.00000	00000
. <u>1</u> 0.	1,00000	00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	00000.1	1.00000	. 00000.	1.00000	1.00000	00000
15.	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000.1	1.00000	. 00000.1	1.00000	1.00000	00000.1
ج ا	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	00000	1.00000	1.00000	00000	00000	1.00000	00000	1.00000	1.00000	0000
3.5	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	. 00000	1.00000	. 00000.	1.00000	1.0000	.57309
ર દ	1.00000	0000		9000	00000	0000	00000	00000	00000	00000	. 00000	00000		00000		
9	1.00000	1.00000	.0000	1.00000	1.0000	1.0000	1.00000	1.00000	1.00000	1.00000	00000	1,00000	00000.1	.98748	0000	0000
45.	1,00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	00000	00000	00000
			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				00000		00000				74000			
	1.00000	00000		00000	00000	1.0000	0000	1.0000	00000	00000		00000	00000	0000	0000	
8	1,00000	1.00000	00000	1.00000	1.00000	1.0000	1.00000	1.00000	1.00000	1.00000	1.00000	00000	00000	00000	0000	0000
65.	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	.99890	00000	00000	00000	00000	00000
.02	1.00000	1.00000	1.00000	1,00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	00000	00000	00000	00000	00000	00000
ĸ	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	00000	.0000	.0000	00000	.00000	.00000
8.	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1,00000	1.00000	1.00000	00000	00000	00000	00000	00000	0000	0000
æ.	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	00000	1.00000	69826	00000	00000	00000	00000	00000	00000	0000
8.	1.00000	1.00000	1.0000	1.00000	1.00000	1.0000	1.0000	0000	00000	00000	00000	0000	00000	00000	00000	00000
&	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	.99049	00000	00000	00000	00000	.00000	00000	00000	00000
100.	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	00000	00000	00000	00000	00000	00000	00000	00000	.00000
105.	1.00000	1.00000	00000	1.00000	1.00000	1.00000	.00397	00000	00000	00000	00000	00000	.00000	00000	00000	00000
110.	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	00000	00000	00000.	00000	00000	00000	00000	.00000	00000	0000
115.	1.00000	1.00000	1.00000	1.00000	1.00000	1.00000	00000	00000	00000	00000	00000	0000	00000	00000	0000	0000
120.	1.00000	1.00000	00000	1.00000	1.00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	0000	0000
122	1.00000	1.00000	1.0000	1.00000	1.00000	00000	0000	00000	00000	00000	9999	999	9999	9000		
	00000	00000		0000	C***				0000	0000						
140	00000	0000		0000	0000								0000	0000	00000	0000
145	00000	0000		2800	0000	00000	00000	00000	00000	00000	00000	00000	00000	00000	0000	0000
150.	1.00000	1.00000	1.00000	.00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	0000
155.	1,00000	1.00000	00000	0000	00000	00000	0000	0000	00000	9000	2000.	0000.	0000.	0000		
55.	00000	1.0000				0000	0000	0000	0000	0000	00000	00000	00000	0000	000	0000
120.	1.00000	1.00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000
173.	1.00000	.50299	00000	00000	00000	00000	.00000	00000	00000	00000	00000	00000	00000.	00000	00000	0000

Table 4.1-13 ELECTROMIGRATION: PROBABILITY OF SUCCESS AT 10000, HOURS

: :	000000000000000000000000000000000000000	000000000000000000000000000000000000000	200000000000000000000000000000000000000
1.30	0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.		
	000000000000000000000000000000000000000	000000000000000000000000000000000000000	
1.00	888	88888888888888	888888888888888888888888888888888888888
88	000000000000000000000000000000000000000	800000000000000000000000000000000000000	
-	*		***********
99	000000000000000000000000000000000000000	000000000000000000000000000000000000000	
	000000000		888888888888888888888888888888888888888
.50			2000 2000 2000 2000 2000 2000 2000 200
			888888888888888888888888888888888888888
0,7	888888888888	.000 .000 .000 .110 .999 .000 .999 .000 .999 .000 .999 .000 .999 .000	20000000000000000000000000000000000000
	888888888		88888888888 88888888888888888888888888
cm2)	800000000000000000000000000000000000000		
(MA/	000000000000000000000000000000000000000		
sity .25			888888888888888888888888888888888888888
Current Density (MA/cm2)	000000000000000000000000000000000000000		
rent (***************
ي ا		000000000000000000000000000000000000000	
-			
13	686868688	000000000000000000000000000000000000000	
			8888818888
₽			0000 0000 0000 0000 0000 0000 0000 0000 0000
	000000000	0000000000	888888888888888888888888888888888888888
8	888888888888888888888888888888888888888		2
	888888888	000000000000000000000000000000000000000	988 988 988 988 988 988 988 988 988 988
8			\$27.75 \$2
	00000000000		
50.			8
	000000000000000000000000000000000000000		
70.			· · · · · · · · · · · · · · · · · · ·
(C)	0. 15. 15. 15. 15. 15. 15. 15.	38.38.88.88.98.98.98.98.98.98.98.98.98.98.98	75
; =		; - ·	

ELECTROMIGRATIOM: EFFECTIVE HAZARD RATE (x 10E-6) AT 10000. HOURS Table 4.1-14

4.1.3.3 Charge Injection/Hot Carrier Model

A literature review of articles written on charge injection/hot carrier failure modes resulted in three conclusions. First, charge injection is only a concern for MOS transistor channel lengths less than 1.5 um. Second, many authors make the distinction that charge injection is a design consideration rather than a reliability consideration. Third, the inconsistency in reported failures due to charge injection, either reported as microcircuit failures or laboratory test structure failures, reflects the inconsistency of microcircuit failures due to ionic contamination 15 years ago. At present, charge injection is not considered a wearout mechanism, but a quality/design factor.

4.1.3.4 Other Mechanism Models

The other mechanisms outlined in Table 4.1-3, including mobile ions, surface state shift, leakage, and latent ESD are considered assignable cause mechanisms. These mechanisms contribute to the early and middle life failure rate, outlined in section 4.1.2.

4.1.4 End-Life Prediction Models

With the contributing end-life failure mechanism models identified, these models must be addressed in terms familiar to the user. Figure 4.1-11 is a breakdown of the end-life failure mechanism models and the parameters which must be supplied to complete the model. The parameters highlighted by bold outlined boxes must be supplied by the user. The parameters shown in the remaining boxes have default values available if the user does not have sufficient knowledge about the microcircuit to supply actual values. Table 4.1-15 identifies the failure mechanisms that apply to the microcircuits in question. Only time-dependent dielectric breakdown (TDDB) and electromigration (EM) are considered end-life limiting failure mechanisms; therefore, the effective hazard rate for end-life predictions has the form

$$\begin{array}{ll} \lambda_{end} & (t_{O}) = \lambda_{TDDB}(t_{O}) + \lambda_{EM}(t_{O}) \\ \text{where:} & \lambda_{TDDB}(t_{O}) = \text{effective hazard rate for TDDB at time } t_{O} \\ & \lambda_{EM}(t_{O}) = \text{effective hazard rate for EM at time } t_{O}. \end{array} \tag{4.1.28}$$

Figure 4.1-11




Table 4.1-15 Electrical Failure Mechanisms

		Micro	processors	Gate L	ogic Arrays
		MOS	BIPOLAR	MOS	BIPOLAR
1)	Time Dependent				
	Dielectric Breakdown	С		С	
2)	Electromigration	С	С	С	С
3)	Charge Injection	D		D	
4)	Mobile Ions	Α	Α	Α	Α
5)	Surface State Shifts	Α	Α	Α	Α
6)	Latent ESD	Α	Α	Α	Α
7)	Contact Resistance				
	Change	Α	Α	Α	Α
8)	Other Random Defects	Α	Α	Α	Α

Key: C indicates common cause failure mechanism

D indicates design consideration

A indicates assignable cause mechanism

For those microcircuits whose lifetimes are limited by TDDB, the user will use representative sample Tables 4.1-10 and 4.1-11 (more comprehensive tables are available in Appendix D). To identify which tables are appropriate, the user must know the total transistor gate oxide area on the microcircuit. If the user does not know total gate area, Table 4.1-16 provides default area values dependent upon the number of transistors in the microcircuit. Alternatively, the dependence of total gate area on transistor count is shown graphically in figures 4.1-12 and 4.1-13 for MOS microprocessor devices and MOS digital and linear devices, respectively. The data in these figures is bounded by an upper (worst-case) limit defined by

$$A = \log (4 * TR * 10^{-0.744} * (\log(TR) - 5.50)) (\log \mu^2), \qquad (4.1.29)$$

for MOS microprocessor devices, and

$$A = \log (6 * TR * 10^{-0.580} * (\log(TR) - 5.78)), (\log \mu m^2), \qquad (4.1.30)$$

Figure 4.1-12





Figure 4.1-13



for MOS digital and linear devices,

where TR = number of transistors on the device in question.

Next the user must determine the electric field stress given the operating voltage. The electric field stress, E_{ς} , is given by

$$E_S = .1(V_{op}/t_{ox}) (Mv/cm),$$
 (4.1.31)

where:

 V_{op} = operating voltage (user supplied V)

 t_{OX} = oxide thickness (user supplied K^{A})

Again, if the user does not know oxide thickness, by knowing the number of transistors in the microcircuit, the user can obtain a default value for oxide thickness from Table 4.1-17. Alternatively, the dependence of oxide thickness on transistor count is shown graphically in figures 4.1-14 and 4.1-15 for MOS microprocessor devices and MOS digital and linear devices, respectively. The data in these figures is bounded by a lower (worst-case) limit defined by

$$T_{OX} = 10^{-0.406} * (log(TR) - 3.68) (KA),$$
 (4.1.32)

for microprocessor devices, and

$$T_{OX} = 10^{-0.296} * (log(TR) - 3.14), (KA),$$
 (4.1.33)

for MOS digital and linear devices,

where TR = number of transistors on the device in question.

After identifying the electric field stress, the user must determine the appropriate dielectric temperature stress. A calculated junction temperature, $T_{\tt J}$, results in the worst-case approximation of the dielectric

Figure 4.1-14





Figure 4.1-15



Number of Transistors (log #)

temperature. The value of the junction temperature may be supplied by the manufacturer or may be developed in a standard fashion, where

$$T_{J} = T_{case} + \Theta_{JC} * P (°C), \qquad (4.1.34)$$

where:

 T_{case} = operating case temperature (user supplied °C) Θ_{JC} = junction to case thermal resistance (user supplied °C/W) P = worst-case power (user supplied W).

Once the total transistor gate oxide area, oxide thickness, and junction temperature have been identified, the user can determine the associated probability of success or hazard rate for the microcircuit due to TDDB.

For those microcircuits whose lifetimes are limited by electromigration, the user will use Tables 4.1-13 and 4.1-14. If the user does not know the maximum current density through the metal on the microcircuit, a default value of 0.125 MA/cm² should be used. (See Appendix B for the derivation of this default value.) The appropriate metal film temperature stress is determined in a similar fashion as the temperature stress for TDDB. Once the current density and junction temperature have been identified, the user can determine the associated probability of success or hazard rate for the microcircuit due to electromigration.

It is noted here that many microprocessors utilize on-chip static RAM. The contribution of the failure rate of this SRAM to the total microprocessor failure rate is insignificant. Since the technology used to fabricate the SRAM transistors is similar to the technology used to fabricate the processor transistors, the mechanisms which result in end-life failures are similar; therefore, the SRAM, which comprises only 1% to 5% of the total active circuitry of the microprocessor, has minimal impact when predicting the total failure rate of the microprocessor.

Table 4.1-16 Total Transistor Gate Area (log μm^2)

Complexity	Digital Microprocessors	Digital and Linear
(# of trans.)	(including Controllers)	Gate / Logic Arrays
100 - 500	5.39	5.24
500 – 1k	5.47	5.37
1k – 5k	5.64	5.67
5k - 10k	5.72	5.80
10 k - 5 0k	5.90	6.10
50k - 100k	5.97	6.23
100k - 500k	6.15	6.52
500k - 1M	6.23	6.65
1M - 5M	6.41	6.95
5M - 10M	6.48	7.08

Table 4.1-17 Dielectric Thickness (KA)

Complexity	Digital Microprocessors	Digital and Linear
(# of trans.)	(including Controllers)	Gate / Logic Arrays
100 - 500	4.81	2.17
500 - 1k	2.50	1.35
1k - 5k	1.89	1.10
5k – 10k	0.98	0.68
10k - 50k	0.74	0.56
50k - 100k	0.39	0.35
100k - 500k	0.29	0.28
500k - 1M	0.15	0.17
1M - 5M	0.11	0.14
5M - 10M	0.06	0.09

4.2 MEMORY DEVICES

4.2.1 Database

Literature Survey - This was one of the first activities conducted for the modeling task, and, although most sources were identified early in this effort, it continued throughout the program. A total of 63 articles and papers from trade journals and symposiums were identified as being relevant to memory reliability modeling. They were reviewed and filed. Most of the literature was related to non-volatile memories (e.g., EPROMs and EEPROMs), which is appropriate since these device types were recognized from the start of the modeling task as ones that required the most study. Others were specific to device types such as SRAMs and DRAMs, or were directed towards various technology areas (for example, CMOS and BiMOS). Relatively little literature on older, less complex technologies and devices such as MOS ROMs, bipolar ROMs/PROMs/PLAs/PALs was found during the search. Direct and indirect contributions by this literature to the memory model development will be noted, as appropriate, throughout this section of the report.

The primary use of the literature was to aid in determining the true failure modes and mechanisms of the device types investigated and the relative contribution of these modes and mechanisms to the overall failure rates of these devices. The literature was used to a limited degree in the evaluation of the sensitivity of device failure rates to parameters such as temperature and complexity.

Industry Contacts - A key source of information for the modeling task was the semiconductor industry. At the start of the program, questionnaires were sent to a large number of companies requesting whatever support that could be provided. For memory devices, 11 companies expressed initial interest in the project, with 9 of them ultimately providing various degrees of information. These companies were exclusively semiconductor device manufacturers. The industry information was used in conjunction with the literature data to identify the applicable failure modes and mechanisms for memory devices. This information included life test data and device parameter information, and was

also helpful during development of the actual models.

The following is a list of the industry contacts that provided data and answered questions regarding memory devices:

Raytheon National Semiconductor
Intel Advanced Micro Devices

Seeq Signetics

Xicor Atmel

Inmos

Most of the data collected from the various manufacturers was in the form of already published data books, reliability reports and pamphlets. The life test data that was gained from the manufacturers was collected and put on a computer database for reference throughout the project. See Appendix E for the life test results. It should be noted that a significant amount of requested information could not be provided by the manufacturers because of manpower and/or data confidentiality constraints. As with the literature search, the largest portion of the information gained from the manufacturers related to non-volatile memories.

4.2.2 Model

4.2.2.1 Approach/Mechanism Identification

In the development of the memory model, the various sources of information described earlier in this section (literature, manufacturer data, in-house experience) were used to identify the applicable failure mechanisms involved with the various device types. These mechanisms were then evaluated individually to determine whether they are defect-related or intrinsic to the device. This information provided guidance in the overall approach to the development of the actual model in addition to the form that the model ought to take. Table 4.2-1 presents the results of the failure mechanism investigation task that is documented in this section.

Table 4.2-1 Memory Failure Mechanisms

	Flash EEPROMS UVEPROMS FG MOS PROMS FG MOS PALS	FLOTOX & Tex-Poly EEPROMS	MNOS EEPROMS	Bipolar ROMs/PROMs and PALs	MOS ROMS	MOS SRAMS	Bipolar SRAMs**	DRAMS
Electron Trapping In Oxide	*I	Н	*I	*	*	*	i x	×
Time Dep. Dielectric Breakdown	I	П	1	×	I	-	×	-
Oxide Defect - Contamination	0	a	0	*	Q	0	ĸ	0
Oxide Defect - Pinholes, faults	D	O	0	¥	0	0	×	a
Silicon Defect	0	0	Q	0	Q	Q	Q	Q
Metallization Defect	Q	0	a	Q	Q	0	o	a
Electromigration	I	-	I	I	-	I	I	I
Intrinsic Charge Loss	*1	<u>*</u>	*I	۷	AA	N A	Ν	Ą
Hot Carrier Injection	×	×	*	A	NA	. I	NA	*
Soft Errors	*	ĸ	×	ΑΝ	Ą	See Text	Ą Z	See Text

^{* -} Not a significant contributor
** - See discussion for BiMOS I - Intrinsic failure mechanism

D - Defect induced failure mechanism

NA - Not Applicable FG MOS - Floating Gate Metal Oxide Semiconductor

UVEPROMS, Flash EEPROMS

Flash EEPROMs are treated similarly to EPROMs in this analysis. Flash EEPROMs use the same CHE (Channel Hot Electron) programming mechanism as do UVEPROMs, and use the same one transistor/cell approach. The primary difference between the two is that Flash cells incorporate a thin floating gate-source or - drain gap to allow for a Fowler-Nordheim tunneling erase mechanism (UVEPROMs use a UV light photocurrent erase mechanism). [45,67]

The life test data reviewed for UVEPROMs showed the primary failure mode to be storage gate charge loss, with a secondary mode of charge gain. These modes result in the lowering or raising of the cell threshold voltage, thus narrowing the cell read margin. The literature search also supported the selection of these modes as the most prevalent. [47,48,49,71] Either of the two modes can be caused by ionic contaminants or defects in the gate oxide. A defect in the oxide or an induced breakdown of the oxide can cause a pathway for stored charge to leak off, or it can attract unwanted electrons under read bias. Charge gain or loss are the primary causes of retention failures (a cell changing state on its own over time) in these devices. The only other failure modes found in the UVEPROM life test data collected were parametric test failures, with no hint as to the mechanism(s) involved. The small amount of Flash EEPROM life test data found also indicated charge loss as the primary failure mode. [45] Charge gain can be caused by the trapup of electrons in the gate oxide as a consequence of movement of electrons through the gate oxide during programming and erasure. This must be considered for devices (standard EEPROMs) that experience a high number of erase/reprogram cycles. However, UVEPROMs and Flash EEPROMS are expected to experience a much lower number of cycles during their lifetime; therefore the failure rate contribution by charge trapup is considered to be negligible.

The phenomenon of intrinsic charge loss in UVEPROMS/Flash EEPROMs has been identified in literature, ^[45,47] and may be due to the detrapping of electrons trapped during erase; ^[47] however, evidence strongly suggests that the amount of degradation is limited in nature (the total charge lost by a storage transistor in this manner is not enough to cause a failure in an

otherwise good cell) and is a negligible contributor to UVE/Flash failure rates.

The failure modes of spurious programming and erasure have been identified in literature [45,49] for both UVEPROMs and Flash EEPROMs. Spurious programming is a defect-induced failure mode resulting in unwanted cells being programmed. Spurious erasure is also defect-induced and results in unwanted cells being erased during the program cycle.

As mentioned, charge loss may be caused by a breakdown in the oxide. A high electric field is present across the gate dielectric during the programming step for both UVEPROMs and Flash EEPROMs. Time Dependent Dielectric Breakdown (TDDB) is greatly accelerated by increased voltage and has been identified by a number of sources as being a contributing failure mechanism for all MOS devices, particularly as geometries get smaller and smaller. This mechanism was therefore identified for further analysis during the development of the model. Electromigration, the other intrinsic failure mechanism, was also selected for further study. Both of these mechanisms influence the reliability of the peripheral circuitry, as do the defect-related mechanisms found in other IC types.

Because of the information found in the various literature sources, the reliability of Flash EEPROMs and UVEPROMs was considered to be equal during the initial stages of the model development task, at least when the total number of reprogram cycles during the life of the part is 100 cycles or fewer.

Refer to the SRAM paragraphs in this section for a more general discussion regarding HCI (Hot Carrier Injection). None of the literature researched named this as a significant failure mode for Flash and UVEPROMs. This can be compared to the charge trapup mechanism as (at least for the array storage transistors) these devices use hot injection as a programming mechanism. For this modeling effort, HCI was considered to be an insignificant contributor, provided that a limit is placed on the number of reprogram cycles (about 100 cycles).

Soft errors like HCI have become more of an issue with memories as geometries have been reduced. See the DRAM paragraphs in this section for a further discussion on this mechanism. None of the literature reviewed considered this to be a relevant failure mechanism for nonvolatile memories. An alpha particle striking the floating gate loses little of its energy there and creates fewer carriers, and few of these escape over the floating gate's high energy barrier. [44]

MOS PLAs, PALs, and PROMs using UVEPROM style cells in place of fuses were considered equivalent to UVEPROMs with respect to reliability during the development of the model, the primary difference being that these devices are one - time programmable.

EEPROMS

This class of device consists of all EEPROMs except for "Flash" (discussed earlier), and MNOS (Metal Nitride Oxide Semiconductor), which will be discussed later. It can further be broken down into two types: FLOTOX (Floating gate Tunnel Oxide), and Textured Polysilicon (Tex-Poly). Both types store charge on a floating gate that is isolated by oxide and use Fowler-Nordheim (F-N) tunneling for both programming and erasure. FLOTOX devices use a thin tunnel oxide (generally less than 100 Å) to achieve the F-N tunneling. Textured-Poly devices use a thicker tunnel oxide (greater than 150 A) and achieve tunneling through enhanced localized E-fields created by a textured ("bumpy") Si-SiO2 interface. The cell structures for these two EEPROM types also differ: FLOTOX generally uses two transistors per cell (one for storage and one for a support transistor), whereas Tex-poly cells use a single, more complex storage transistor. [44,67,68] Both of these EEPROMs may experience thousands of reprogram cycles during their lifetime. The literature search indicated a strong relationship between reprogram cycling and device failure rate. Two primary failure mechanisms are associated with this cycling: oxide breakdown and charge trapping in the tunnel oxide (trapup). Both of these mechanisms can result in memory retention failures or stuck bit failures in the memory array, depending upon the degree of degradation. The literature also indicated that the two EEPROM types have very different sensitivities to

reprogram cycling and the associated failure mechanisms. [44,68,72] For this reason, part of the EEPROM modeling approach was to treat these two EEPROM types separately and incorporate a cycling relationship into the model. Other failure mechanisms such as oxide breakdown can occur with little or no cycling and can be caused by things such as oxide pinholes or contaminants, just as with other IC types. This was supported by a small amount of life test data (it does not include any reprogram cycling) that was collected. The failures that occurred during this testing (for which the cause could be determined) were caused by either contaminants or oxide breakdown. Time dependent dielectric breakdown was incorporated into the modeling approach for EEPROMS, as was electromigration. These two mechanisms are intrinsic to EEPROMs by the nature of their construction and may be significant under certain circumstances (for instance, very small geometry devices). Intrinsic charge loss was not mentioned by any of the literature researched, nor did it appear in any life test data. It is therefore being treated as it is for UVEPROMs and is not considered to be a significant contributor to the failure rate of the device.

MNOS Metal Nitride Oxide Semiconductor EEPROMs

This device type gained early popularity at the start of EEPROM device development but has in recent years been used much less frequently by industry as compared to FLOTOX and Textured-Poly. MNOS devices store charge at a nitride layer as opposed to storage on a floating gate. This permits a simpler cell structure than that of either FLOTOX or Textured-Poly. The tunnel oxide used for MNOS is thinner than that of FLOTOX, making the device more susceptible to any defects or contaminants in that oxide layer, and it also results in loss of data retention over a period of time. The literature also indicates that MNOS EEPROM retention characteristics are degraded by repeated reprogram cycles and are more susceptible to corruption of cell contents by read operations (read disturb)^[74] than to other EEPROMs. Because the tunnel oxide is very thin, charge trapup in the oxide should not be a contributing mechanism, and none of the literature researched considered trapup in the oxide to be a significant problem; however, cycling can introduce electron migration into the nitride layer after being trapped at the Si-SiO $_2$ interface, $^{ extstyle{[75]}}$ although this effect seems to be significant only at very high levels of

cycling (in excess of lx10E6 cycles) and is influenced by device design and process parameters. The other failure mechanisms such as silicon defects, time-dependent dielectric breakdown, and electromigration were considered to be contributing failure mechanisms during the model development program just as they were for the other device types. No MNOS life test data was found during the model development program.

Bipolar ROMs, PROMs, PALs

This group includes PALs (Programmable Array Logic), PLAs (Programmable Logic Array), and HALS/MLAs which are hard-wired versions of the first two. Together with bipolar ROMs/PROMs, these devices are very similar in that they consist of an array of fuses (if programmable) supported by conventional bipolar logic. Very little literature data was found that directly addresses the reliability of these devices. The initial approach during the memory model development program was to separately treat two aspects of the programmable versions of these devices: the fuses that make up the array, and the peripheral logic. A substantial amount of life test data was found from manufacturer sources. There were zero failures (due to either a defectinduced or intrinsic failure mechanism) attributed to fuses. Conversations with representatives from device manufacturers also supported the assertion that fuses are not significant contributors to device failure rate. For this reason, a failure rate for fuses was not considered during the development of the model. This left the supporting peripheral circuitry in addition to the simple diode structures that reside in the array. No failures due to oxide defects were found in the life test data, which is appropriate since these are bipolar devices. The failure mechanisms of electromigration, silicon defects, and metal defects were judged to be the contributors to the overall device failure rate. This was supported by the life test data, and these mechanisms were considered during the development of the model.

MOS ROMS

Members of this class of devices are MOS-based with a hard-wired array and

are the simplest of the memory devices modeled. As with PROMs/PLAs, virtually no literature regarding the reliability of this device type was available; however, the life test data collected indicated that the failure modes of silicon, oxide, and metal defects were contributors to the failure rate of the device. Electromigration and TDDB were also chosen for evaluation during the development of the model as these are intrinsic to the structures found on MOS ROMs.

Static RAMs

These devices are implemented using bipolar, MOS, and (more recently) BiMOS (which combines the two technologies on one chip). Memory contents are stored as memory-cell transistors that are constantly biased "on" or "off". They do not incorporate exotic charge storage structures as are found in UVEPROMs or EEPROMs, and in that respect they may be compared to more conventional logic devices. MOS versions of these devices can fail because of defects in the oxide (causing threshold shifts or leaky/shorted FETs), silicon or metal defects, or contaminants. [76,77] This is supported by the life test data collected, which identified FET leakage, oxide and metal defects among the failure causes. Time Dependent Dielectric Breakdown was considered to be a possible contributor to the MOS SRAM failure rate because it is intrinsic to the technology. For both bipolar and MOS technologies, electromigration was selected for further analysis during the model development task, as it was for all memories.

The phenomenon of Hot Carrier Injection (HCI) has been identified in literature as a potential MOS SRAM failure cause. [50,76] HCI occurs when available carriers gain energy as they move through the E-field associated with the FET channel. A sufficiently high field may cause some of these carriers to be injected into the gate dielectric, thus influencing the threshold voltage of the FET. This mechanism is accelerated by lower temperatures and higher voltages and becomes an issue as device geometries are scaled down without any scaling of the supply voltage used to operate the device. None of the literature contained data hinting at the percent contribution of HCI failures to the overall failure rate of the device, and the life test data collected

showed no HCI failures. Although this can be considered an intrinsic mechanism, it can be minimized or eliminated by special design or processing techniques. There is also evidence that HCI has a self-limiting effect, at least for NMOS structures, [60] which makes it difficult to accurately model any failure rate contribution by the mechanism. This mechanism was not considered for modeling during the modeling task. Also refer to the VHSIC/logic section of this report.

Although no failure rate data was found either in the literature search or in the available life test data regarding BiMOS reliability, for the purposes of the modeling effort, this technology was considered to have some failure rate contribution by the failure mechanisms identified independently for both MOS and bipolar SRAMs.

DRAMs

These devices store data as parasitic capacitance in a specialized one-transistor memory cell. This charge-storage structure has built-in leakage, and therefore requires frequent "refreshing" or voltage pulse application, which is done automatically on the device. The simplicity of the DRAM cell allows it to be much smaller than a SRAM cell, which requires 4 or 6 transistors to implement a cell. The available literature indicated that the various defect mechanisms identified for other devices are also valid for DRAMs. [78,79] Time Dependent Dielectric Breakdown was also considered to be a potential contributor; this is also supported by the literature.

Hot Carrier Injection is an issue with DRAMs, as it is for SRAMs. DRAMs are more susceptible than SRAMs because some internal circuitry can temporarily raise the voltage on part of the chip to relatively high levels. [58] The literature indicated that hot carrier stress can potentially affect parameters such as retention time, subthreshold leakage currents, and substrate current, which may cause device failure depending upon the application and degree of degradation. [57,58] Life test data that was collected was very limited for DRAMs but did not identify HCI as a failure cause. As with SRAMs, HCI effects can be minimized or eliminated by careful design and process techniques. Also

refer to logic/VHSIC section of this report. During the model development task, HCI was not modeled as a contributing mechanism because of its dependence on design, process, and application parameters.

Soft Errors (non-permanent failures) are also an issue with DRAMs. They are caused by electrical transients or particle radiation that upset charge levels within the device, typically affecting one bit. [80,81,82] This mechanism is more of a problem for DRAMs than SRAMs because of the simplicity of the memory cell and the need to constantly refresh the parasitic capacitance in each cell. It has become progressively more of a problem as DRAM geometries have been decreased to permit 2 Mbit and larger device capacities, which in turn results in decreased normal operating charges within the device. The difficulty of modeling the soft-error failure rate is due to the number and nature of influencing parameters and the lack of any empirical data. Soft errors may be caused by solar or cosmic radiation particle strikes, alpha particles emitted by the package of the device, or electrical transients. The factors that need to be accounted for when modeling this mechanism include:

- System application (Space, Airborne, Etc.)
- If airborne, system operating altitude, and possibly latitude
- Degree of external radiation shielding related to the system
- Memory cell dimensions
- Cell construction technique (specialized design to minimize susceptibility)
- Type of packaging used in the memory device
- Any error correction circuitry internal or external to the device

Because of the large amount of effort required to adequately model soft-error failures, they were not modeled during this project.

4.2.2.2 Model Development

Development of reliability prediction models for memory devices commenced once the applicable memory failure mechanisms were identified in the first phases of the program. Two objectives were kept in mind during the development process:

- Make the model representative of what is physically causing failure.
- Make the model user-friendly, i.e., require only easily-found user input parameters.

A few observations regarding the memory devices to be modeled were made that helped to define the form of the model. One observation is that the basic technologies and processes used to fabricate memory devices are very similar to those of logic devices, especially when one looks at the peripheral circuitry of the memory as opposed to the array. Based on this, close coordination with the logic/VHSIC model development task was deemed to be desirable. Another observation is that the primary functions required to be performed on a memory circuit are basically the storage of data and the transfer of this data into and out of the storage. These two functions are segregated physically on the device in the form of the memory array and the interface or peripheral circuitry.

A basic approach used in the development of the model was to use the superposition approach. For the memory model, this requires analysis of the causes of failure individually, determining the contribution of each of these causes to the overall device failure rate, then adding the contributions together, which yields the device failure rate. It should be noted here that, for the purposes of the memory model discussion, the term "device" actually refers only to the "die", or chip, failure rate. This failure rate is added to the package failure rate in the final memory model. Refer to the package model section for the package failure rate determination.

This section will address the modeling of the applicable failure mechanisms individually and then present the final form of the model.

Electromigration

This failure mechanism was identified as being a potential failure rate

contributor for all memory devices. As part of the logic/VHSIC modeling task, a deterministic model representing electromigration was developed (see section 4.1.3.2). This same model is used to represent the electromigration failure rate for memory devices.

Because of the failure distribution determined as part of the electromigration modeling task, it is used here as essentially a "go-no go" check. Given a current density (such as the default value of .125 MA/cm²), the resultant probability of success is basically either 1.000 or zero. Therefore, it is not considered an additive contributing failure rate to the overall model. The user must only check the operating junction temperature in addition to either the known current density or the default value in order to determine the acceptability of using the device in that application.

Time Dependent Dielectric Breakdown

Earlier in the approach/failure mechanism section, this was identified as a contributing failure mechanism for all MOS devices. To model the effect of this failure mechanism on memory device reliability, the TDDB modeling effort as part of the logic/VHSIC model development task was used as a basis (also see section 4.1.3.1). A basic assumption made here is that the oxides used for memory devices are the same as the oxides used for logic devices, which is a reasonable assumption. To determine $\lambda_{\mbox{TDDB}}$ (the failure rate due to TDDB), some physical parameters of the device must be known. These are: total gate oxide area, gate oxide thickness, oxide electric field, and temperature of the oxide (or \mbox{T}_1).

At the start of the λ_{TDDB} modeling effort for memories, the approach was taken to evaluate the memory array and peripheral circuitry separately. This was done because for some memory devices the physical parameters required differ significantly between the array and periphery. So, for some device types, the total λ_{TDDB} equals the λ_{TDDB} (array) added to the λ_{TDDB} (periphery). For FLOTOX and Tex-Poly EEPROMs, only the λ_{TDDB} for the periphery was considered, since the array oxide failure rate due to voltage stress is assumed to be accounted for by the reprogram cycling failure rate

model (see the Trapup section). The various manufacturer sources were asked to provide data regarding oxide thickness and area. Based on the data provided by the manufacturers, tables were developed that show the parameter values to be used for each memory device. A range is given for each device capacity value. If the user does not know the value for the device, then the most conservative value in the range provided is used (thinnest oxide, or largest gate oxide area). These values are shown in Tables 4.2-2 through 4.2-3.

TDDB Discussion

In most cases for memory devices, the resultant failure rate due to TDDB turns out to be negligibly small (for the typical 5 V operation). The exception to this is for the thinner oxide devices that experience relatively high field stress. In general, the memory TDDB failure rate is insignificant for an applied voltage of 5 V or less.

The TDDB model presented here was determined to be inadequate for modeling the oxide failure rate due to programming stress. This affects the UVEPROM, Flash, MNOS, and FG PROM arrays, and the portion of EEPROM periphery circuitry that is exposed to a high programming voltage. The programming stress condition is characterized by a very high field stress for a very short period of time. Using the TDDB model to calculate the failure rate due to programming results in very high hazard rate values that are not valid when compared to the actual experience that the industry has with reprogrammable devices.

The evidence gained during the memory reliability modeling effort suggests that oxide failures due to programming on UVEPROMS, Flash EEPROMS, and MNOS EEPROMS are primarily due to either contaminants in the oxides, or microscopic physical faults in the oxide itself that precipitate failure upon repeated pulses of high electric fields. For this model, the cycling failure rate for the devices just mentioned will be considered to be zero, providing that a limit of 100 cycles is not exceeded. The great majority of UVEPROM, Flash EEPROM, and MNOS EEPROM applications do not require in excess of 100 cycles during the life of the system.

Table 4.2-2 Total Gate Oxide Area - Memories

UVEPROMS, Flash EEPROMS, MNOS EEPROMS, Floating Gate PROMS - ARRAY ONLY MOS PALS/PLAS - ARRAY ONLY*

Capacity)xide Area (um²)
(# bits)	Lower Limit	Upper_Limit
•••		1,000
2K	8192	16384
4K	16384	32768
8K	32768	65536
16K	65536	131072
32K	131072	262144
64K	147456	327680
128K	294912	655360
256K	589,824	1,310,720
512K	1,179,648	2,621,440
1 M	2,359,296	5,242,880
2M	4,718,592	10,485,760

^{* -} For MOS PAL/PLA devices, determine the number of bits in the programmable array, then use next highest bit count category listed in the above table.

UVEPROMS, Flash and MNOS EEPROMS, Float. Gate PROM/PAL/PLA - PERIPHERY ONLY MOS ROMS/HALS/MLAS - ENTIRE DEVICE

For all devices memory capacities, use range of 260,000 - 1,209,000 um².

Table 4.2-2 Total Gate Oxide Area - Memories (Continued)

FLOTOX and Textured-Poly EEPROMs - PERIPHERY EXPOSED TO PROGRAMMING STRESS

For all devices, use 103,000 - 602,500 um².

FLOTOX and Textured-Poly EEPROMs - PERIPHERY EXPOSED TO SUPPLY VOLTAGE STRESS For all devices, use 260,000 - 1,209,000 um².

MOS SRAMS - ENTIRE DEVICE BiMOS SRAMS - ENTIRE DEVICE*

Capacity Total Gate Oxide Area (u (# bits) Lower Limit Upper	um ²) r <u>Lim</u> it
14 00 176	
1K 99,176 497,0	
2K 149,352 798,1	112
4K 45,864 192,8	388
8K 82,728 358,7	776
16K 156,456 690,5	552
32K 303,912 1,354	
64K 598,824 2,482	2,600
128K 1,188,648 2,681	1,208
256K 1,052,576 4,730	592
512K 3,101,152 9,449	9,184
1M 4,198,304 18,88	36,368
2M 8,392,608 37,76	50,736

^{* -} For BiMOS SRAMs, multiply oxide area by .667

MOS DRAMS - ENTIRE DEVICE

Capacity (# bits)	Total Gate Oxide Lower_Limit	
14	00 500	204 252
1K	98,588	394,352
2K	123,676	494,704
4K	31,932	95,796
8K	50,364	151,092
16K	87,228	261,684
32K	160,9 56	482,868
64K	308,412	925,236
128K	603,324	1,809,972
256K	530,288	1,590,864
512K	1,054,576	3,163,728
1 M	2,103,152	6,309,456
2M	4,200,304	12,600,912

Table 4.2-3 Gate Oxide Thickness - Memories

UVEPROMS, Float. Gate PROMS - ARRAY ONLY MOS ROMS/PLAS/PALS/MLAS/HALS - ENTIRE DEVICE*

Capacity (# bits)	Gate Oxide Thic Lower Limit	kness (Angstroms) Upper <u>Li</u> mit
		_
2K	600	700
4K	600	700
8K	600	700
16K	600	700
32K	600	700
64K	400	600
128K	400	500
256K	400	5 00
512K	400	500
ĪM	250	400
2M	250	400

^{* -} For MOS ROMs/PLAs/PALs/MLAs/HALs determine number of bits in array, then use above table, rounding up to the next highest bit category.

Flash EEPROMs - ARRAY ONLY

Capacity (# bits)	Gate Oxide Thic Lower Limit	ckness (Angstroms) Upper Limit_
32K	250	250
64K	250	250
128K	2 5 0	250
256K	105	250
512K	105	250
1 M	105	250
2M	105	250

MNOS EEPROMS - ARRAY ONLY

Use Range of 15 - 30 Angstroms.

Table 4.2-3 Gate Oxide Thickness - Memories (Continued)

UVEPROMS, MNOS/Flash EEPROMS, Float. Gate PROMS - PERIPHERY ONLY

Capacity (# bits)	Gate Oxide Thic Lower Limit	kness (Angstroms) Upper Limit
2K	600	700
4K	600	700
8K	600	700
16K	600	700
32K	600	700
64K	400	600
128K	300	400
256K	300	400
512K	235	400
1M	235	400
2M	235	400

FLOTOX and Tex-Poly EEPROMs - PERIPHERY ONLY

Capacity (# bits)	Gate Oxide Thic Lower Limit	kness (Angstroms) Upper Limit
8K	600	750
16K	600	750
32K	600	750
64K	400	600
128K	340	500
256K	340	500
512K	300	500
1M	300	500
2M	300	500

Table 4.2-3 Gate Oxide Thickness - Memories (Continued)

MOS SRAMS, DRAMS - ENTIRE DEVICE BiMOS SRAMS - ENTIRE DEVICE

Capacity (# bits)	Gate Oxide Thick Lower Limit	ness (Angstroms) Upper Limit
• • • • • • • • • • • • • • • • • • • •	1000	1.7.0
1K	1200	1500
2K	1200	1500
4K	410	1000
8K	410	1000
16K	250	410
32K	2 5 0	410
64K	2 5 0	410
128K	250	410
256K	200	300
5 12K	200	300
1 M	200	300
2M	200	300

Charge Trapping

This was identified as an intrinsic failure mechanism for FLOTOX and Textured-Poly EEPROM devices. The literature information showed that the Tex-Poly device type is more susceptible to failures caused by trapup than FLOTOX devices (by virtue of the fact that the threshold voltage change due to trapup is related to oxide thickness). [44] On the other hand, the very thin tunnel oxide used for FLOTOX devices makes them more sensitive to defect-related oxide breakdown failures. A number of papers have been written on the subject of charge trapping. The point at which a failure actually occurs because of charge trapping is determined by a number of variables such as the trap density of the oxide (influenced by the intrinsic characteristics of the oxide), charge injected into the oxide, E-field within the oxide, threshold voltage of the memory cell, and even the time duration between reprogram cycles. Based on the nature of these variables, a decision was made not to try to model this mechanism using strictly deterministic methods. Instead, this contribution to the overall failure rate of EEPROM devices was modeled using empirical data from device manufacturer sources as well as information provided as part of the literature search.

Charge trapup is an issue only when the EEPROM is repeatedly reprogrammed. Reprogramming also accelerates certain defect—induced failure mechanisms within the tunnel/gate oxides. Indeed, high voltage stress is one method used to screen out such defects, although the voltage used in such a screen must be carefully chosen so as not to damage good oxide. EEPROM manufacturers perform "endurance" testing (read/erase/write cycling) to evaluate the failure rate of a device type due to reprogramming. Failures that occur during this testing are basically due to either oxide failures caused by defects, or failures caused by excessive charge trapping. A typical failure mode during such endurance testing is a single-bit failure in the memory array. Vendor endurance test data was used to derive a reprogram cycling portion of the overall memory device failure rate model.

The EEPROM read/erase/write failure rate, or $\lambda_{\mbox{\scriptsize CVC}},$ is the following:

$$\lambda_{\text{cyc}} = [A_1B_1 + (A_2B_2/\pi_Q)] \pi_{\text{ECC}}$$

where:

A and A represent the cycling base failure rate (dependent on total number of cycles and EEPROM type) B and B represent the multipliers which modify the base failure rate for temperature and device complexity is the quality factor is the on-chip error correction factor

Endurance test results for two EEPROM device types, each from a different manufacturer (a 16K FLOTOX device and a 64K Tex-Poly device), were used for the analysis. The test results were in the form of percent failures for a given number of cumulative reprogram cycles. For the FLOTOX device, the test results showed a constant failure rate of .0225% failures per 1000 cycles. This indicates that all failures are defect-induced, which is supported by literature data. [44] Although some trapup could be occurring, the data indicates that FLOTOX failures caused by trapup are not significant until very high cycling rates (on the order of 1 X 10⁶ cycles) are achieved. The Textured-Poly endurance test data was more complex. Two separate test results were used. One test evaluated cycling reliability at the lower region of total cycles (up to 10K cycles) by using a cycling method that enhances defect-induced failures. The second test evaluates cycling reliability at the upper region of total cycles (more than 100K cycles) using a method that enhances trapup related failures. The results of the two tests are presented in figures 4.2-1 and 4.2-2.

From these test results, a failure rate expression in failures per million hours was derived using the following relationships:

Figure 4.2-1





Figure 4.2-2



Then:

MTBF =
$$((Cumulative \% F.R. at Total # Cycles) \times (# Cycles/Hr.))^{-1} \times (1\times10^5)$$

(Total # cycles) / 1000

The failure rate is taken to be the reciprocal of the calculated MTBF. It can be shown that for a 10,000 hour system lifetime, the failure rate equals the cumulative percent failure rate at the total number of cycles. See Tables 4.2-4 and 4.2-5 for the resulting A_1 and A_2 values. Note that "base" and "B Normalized" values are given for A_1 . The test data that yields A_1 values per the above formulas are for commercial grade parts, which correspond to "D" quality. The $\pi_{\mathcal{O}}$ factor developed for all models in this project is normalized to a B-level quality. Therefore, the A_1 values must be adjusted to be consistent with "B" quality. Using the $\boldsymbol{\pi}_O$ values developed in this project, this adjustment is a 3.3 divisor. These adjusted values (to be used when calculating device failure rates) are the "B" normalized numbers. . These values are provided for a baseline system operating lifetime of 10,000 hours. For different assumed lifetimes, the user must multiply A_1 or A_2 by (10,000)/(system lifetime). The $\rm A_2$ table addresses only the upper region of cycling for Tex-Poly devices. It is divided by the $\boldsymbol{\pi}_{O}$ factor in the final model because it is related to an intrinsic mechanism that is <u>not</u> influenced by screening. This π_{Ω} divisor negates the influence of the π_{Ω} multiplier on the overall defect failure rate of the device. The next paragraph details an example of how the "A" factors were derived.

Determine the A_1 cycling factor for a FLOTOX device experiencing between 100 and 200 reprogram cycles during its lifetime.

1) Two initial assumptions are made here. One is that the worst case number of cycles (200) is used to derive an A_1 factor applicable to the 100-200 cycle category. Also assumed is a 10,000 hour system lifetime.

- 2) Note the relationship that is used to derive "MTBF" due to cycling: MTBF $= ((Cumulative \% F.R. at Total # Cycles) \times (# Cycles/Hr))^{-1} \times (1 \times 10^{5})$ (Total # Cycles) / 1000
- 3) The FLOTOX endurance test data used (figure 4.2-1) gives a constant failure rate of .0225% per 1000 cycles.

At 200 cycles, $.0225 \times 200/1000$ yields .0045 cumulative percent F.R. and # cycles/hr. = 200/10000 hrs. = .02 cycles/hr. Then,

MTBF =
$$((.0045) \times (.02))^{-1} \times (1 \times 10^{5}) = 2.222 \times 10^{8} \text{ hrs.}$$

This equals .0045 failures/million hrs.

The vendor endurance testing was performed on devices screened to D-level quality. To be compatible with the π_Q factors developed for all microcircuit models, the A factors needed to be normalized to B-level quality. To do this, the derived A factors need to be divided by 3.3, which is the B-level to D-level quality factor ratio.

This yields .0045/3.3 = .0014 for the A₁ factor.

This same process was used to derive A values for Tex-Poly devices; however, the Tex-Poly endurance data does not yield a flat cumulative percent failure rate per 1000 cycles. Rather, the data consisted of a curve from which a percent failure rate could be found once the number of cycles is known.

The A factor must now be modified to account for the effects of temperature and complexity. The A-table values are normalized at 60°C T_J for a 16K device for FLOTOX and 30°C T_J for a 64K device for Tex-Poly. The temperature sensitivity was derived using a combination of vendor and literature data. The endurance test data taken from the FLOTOX manufacturer is based on the testing done at 60° T_J . The Tex-Poly endurance test data used is based on testing done at 30° T_J . Therefore, normalization for the A tables was done at both temperatures depending on whether the part is Tex-Poly or FLOTOX. The

available information indicated an E_a of between .12 and .15 eV for FLOTOX. [43,44,67] A .15 value was chosen. The E_a for Tex-Poly endurance failures is dependent on the total number of cycles. For high number of cycles, trapup dominates the Tex-Poly failure rate. The available data [44,68] indicates -.1 eV as being appropriate (negative because of the detrapping effects of elevated temperature) for more than 300K total cycles. For the lower region of endurance (< 300K cycles), .12 eV was selected, because it represents the lower range of the E_a found for EEPROM defect-related endurance failures. An E_a lower than that of FLOTOX was deemed appropriate because any latent defects in the thicker Tex-Poly oxide should be less sensitive to increasing temperature.

No empirical data was available showing the relationship of cycling failure rate to the complexity of the EEPROM device (number of reprogram cycles). All relevant sources of data indicated that FLOTOX was more sensitive to scaling effects than Textured-Poly because the thinner oxide for FLOTOX is more difficult to scale down than Tex-Poly. The same sensitivity to complexity as the MIL-HDBK-217E MOS PROM model was chosen for FLOTOX as this is consistent with the fact that the failures are defect-driven and is supported by literature data. [44] A complexity sensitivity of half the FLOTOX sensitivity was chosen for Tex-Poly EEPROM types. This assumption is also supported by literature data. [44] The temperature/complexity multipliers (B₁, B₂) are shown in tables 4.2-6 through 4.2-8.

Error Correction Factor

A few EEPROM manufacturers have incorporated on-chip error correction circuitry into some or all of their devices. One objective of the memory model effort was to develop a factor in the model which takes this into account. Two error correction schemes were found during the literature search and manufacturer survey activities: a Hamming code approach using 4 correct bits for 8 data bits, and a redundant cell approach which uses an extra storage transistor in every cell. The approach taken was to evaluate the failure rate improvement for a single memory cell and apply this improvement factor to the memory-array failure rate.

Table 4.2-4 A₁ Cycling Factor

Total Number Of Cycles (X)		OTOX B" Normalized_		ured-Poly "B" Normalized
up to 100	.0023	.0007	.0320	.0097
100 < X <u><</u> 200	.0045	.0014	.0460	.0139
200 < X ≤ 500	.0113	.0034	.0760	.0230
500 < X <u><</u> 1K	.0225	.0068	.110	.033
1K < X <u><</u> 3K	.0675	.0204	. 200	.061
3K < X ≤ 5K	.1125	.0341	. 300	.091
5K < X <u><</u> 7K	. 1575	.0478	. 450	.136
7K < X ≤ 9K	. 2025	.0614	.700	.212
9K < X < 10K	.2250	.0682	1.000	. 303
10K < X <u><</u> 15K	. 3375	.1023	1.000	. 303
15K < X <u><</u> 20K	. 4500	.1364	1.000	. 303
20K < X <u><</u> 30K	. 6750	. 2045	1.000	. 303
30K < X ≤ 50K	1.125	. 3409	1.000	. 303
50K < X <u><</u> 100K	2.250	.6818	1.000	. 303
100K < X ≤ 200K	4.500	1.364	1.000	. 303
200K < X ≤ 300K	6.750	2.045	1.000	. 303
300K < X ≤ 325K	7.313	2.216	0*	
325K < X ≤ 350K	7.875	2.386	0*	
350K < X ≤ 400K	9.000	2.727	0*	
400K < X ≤ 450K	10.13	3.070	0*	
400K < X ≤ 500K	11.25	3.409	0*	

If using a system life of other than 10000 hours, multiply Al by $\frac{10000}{\text{Sys. Life}}$

^{* -} See A2 Table 4.2-5

Table 4.2-5 A_2 Cycling Factor

For FLOTOX, $A_2 = 0$

For Tex - Poly:

Total # of	C <u>ycles</u>	A2
Up to 300K		0.0
300K < X <u><</u>	32 5 K	2.50
325K < X ≤	350K	10.0
350K < X ≤	400K	20.0
400K < X ≤	450K	30.0
450K < X <	500K	40.0

If using a system life of other than 10000 hours, multiply A1 by $\underline{10000}$. Sys. Life

Table 4.2-6
B, for FLOTOX (.15 eV)

()₀) [

Memory	_	_	_	_	_	_	_	_	_	_		_	_	_	_		_	_	_
Capacity	_	20	30	40	20	09	70	80	0	90	100	110	120	\dashv	130	140	150	160	_
(tpits)	+	25	35	45	55	65	75	85	5	95	105	115	125	\rightarrow	135	145	155	165	$\overline{}$
4k	1 .2	.245	.298	.358	. 425	1.500	585	_	.672	1 077.	.876	686·	<u> </u>	_	1.240	1.376	1.521	1.672	2
	1.2	270	.327	.391	.462	.540	1 .626	1	720	.822	.932			74 1	.307	1,448	1.049 1.174 1.307 1.448 1.596	1.750	0
<u> 8</u> k	.3	.343	111	.501	575.	669.	1.814		.940 1	1.077	1.225	1.384	1.553		1.734	1.925	2.126	2.338	8
	.3	378	.457	.546	.646	.755	1 978.	1.007	07 1	150	1.303	1 1.150 1.303 1.467 1.642 1.828 2.024	9.1	12 1	.828	2.024	1.2.231	2.449	9
16k	4.	. 490	1 965.	917.	1851	1.000	1.165	5 1.345	_	1.540	1.752	1.979	2.221	_	2.480	2.753	3.041	3.344	4
	.5	541	.654	. 782	.923	123 1.080	-	1.4	41 1	.644	1,253 1,441 1,644 1.863		2.098 2.349	19 2	2.614	2.895	13.191	3.502	2
32k	9.	1 569.	.845	.845 1.015	1.206	1.418	1.651	1 1.907	_	2.184	2.484	2.806	3.150		3.516	3.903	4.312	4.742	2
	7.	797	.728	1.108	1.307	1.532	1.776		2.043 2	2.332	2,642		2.975 3.330		3,707 4,105	4,105	4.525	4.965	2
64k	6.	086	1.192 1.432	1.432	1.701	2.000	1 2.329	9 2.688	_	3.081	3.504	3.958	4.443	_	4.959	5.506	6.083	689.9	- 6
	1.0	182	1.082 1.308 1.563	1.563	1.847	12.161	1 2.506	- 1	2.881 3	.288	3.288 3.727	4.196	4.69	4.697 5.	5.228	5.790	6.382	7.003	<u></u>
128k	1.3	384	1.683	1.384 1.683 2.022	2.402	2.824	3.289	9 1 3.798	_	4.350	4.947	5.588	6.273		1 7.002	7.774	8.589	9.445	5 -
	1.5	.528	1.848	2.207	2.608	3.051	3.538	3 4.068	-	4.643	5.262	5.925	6.632	32 7.	7.383	8.176	1 9.012	9.888	8
256k	1.9	1 096	1.960 2.384 2.864	2.864	3.402	4.000	4.659	9 5.379	_	6.162	7.007	7.915	8.886	_	9.918	111.011	112.165	113.378	8
	12.1	165	2.617	2.165 2.617 3.126	3.694	4.322	1 5.011	5.7	5.762 6	6.576 7.453	7.453	8.392	9.394		110.457	11.581	111.581 12.764 14.006	114.006	9
512k	1 2.7	1 111	3.378	2.777 3.378 4.059 4.8	4.821	899.5	6.602	2 7.622		8.731		9.929 [11.216 [12.591	112.59		114.054	115.603	117.238	118.956	_ 9
	13.0	3.068	3.708 4.430	4.430	5.234	6.124	7.101	-	8.165 1 9	.319	19:561	9.319 [10.561 [11.892 [13.311	113.3		114.817 16,410	16,410	18.087	119.846	9
<u>=</u>	1 3.9	1 616	4.768	3.919 4.768 5.729	6.804	8.000	1 7.318	7.318 10.758 12.323	58 12	.323	14.014	[14.014 [15.830 [17.771 [19.836	117.71	11 19.	.836	22.022	22.022 24.330	[26.755	
_	4.3	330	4.330 5.234 6.252	6.252	7.387	8.643	110.022	2 111.525		113.153	14.906	114.906 16.785	118.788		120.914 [23.162	23.162	[25.529	128.012	<u>-</u>

Table 4.2-7
B for IEX-POLY (.12 eV)

().) [1

Метогу	_	_	_			_	-			-		_	-		-			_			-		_
Capacity	ty 20	+	30	40	20		09	70	8	80	90	<u>1</u>	100	110	+	120	130	108	140	150	0	160	\neg
(thits)	1 25	+	35	45	55	1	65	75	8	85	95	7	105	115	+	125	135	55	145	155	2	165	
4k	. 454		.531	1 519.	.706	_	.803	.907	1.0	.018	1.135	_	1.257 (1.386	_	1.521	1.660	1 099	1.805	_	955	2.110	
	. 491	1	.572	659	,754	4	.854	.965	1.075		1.195	1.321	321	1.453		1.590	1.7	1.732	1.880	1 2.032	-	2.188	ī
8k	625.		619	117	.823		. 937 1	1.058	1.187		1.323		1.467	1.617		1.773	1.9	1.936	2.105	1 2.280	-	2.400	
	.573	-	1 299	1997.	.879		996	1.125 1.254	1.2		1,394	1.541		1.69	4	1.694 1.854	2.020	120	2.192	1 2.370	+	2.552	1
16k	623		. 729	.844	.968	_	1.102 1	1.245	1.397	_	1.557	_	1.726	1.903	_	2.087	2.279	62	2.478	1 2.684	_	2.896	
	679.	1	.785	.905	1.034	=	1.173 1	1.324	1.4	1.476	1.640	7	314	1.814 1.994		2.182	2.378	378	2.580		2.789	3.004	- 1
32k	1 .730		855	066	1.136	_	. 293	1.460	1.638	38	1.827	_	2.024	2.232		2.448	1 2.673	573	2.906	3.147	-	3.396	
	167.	+	190.1 126.	1.06.1	1.213		.375	1.553	1.731	-	1.924	-	2.127	2.339	-	2.559	2.789	189	3.026	13.271	+	3.523	- 1
64k	. 855	_	.855 1.000 1.158	1.158	1.329	_	1.513 1	1.709	1.917	117	2.138	_	2.369	2.612	_	2.865	3.128	128	3.401	3.683	_	3.974	
	926		926 1.077 1.242	1.242	1.420	\neg	1 609	1.818	2.05	-	2.252	-	2.489	2.737		2.995	1	3.263	3.541	- 1	3.828	4.123	l l
128k	1.031	_	1.031 1.206 1.397	_	1.603	_	.825 2	2.061	[2.312	_	2.578	_	2.857	3.150	_	3.455	3.773	73	4.102	4.442		4.793	
	1.116		.116 1.299 1.498	1.498	1.712	7	.941 2	2,192	2.443	+	2.716	-	3.002	3.301	- 1	3.612	3.5	3.936	4.271	1 4.616	-	4.972	
256k	1.246	_	1.246 1.457 1.688	1.688	1.937	1 2	.204 2	2.490	2.794	94	3.115		3.452	3.805	-	4.174	4.5	4.556	4.956	5.367	_	5.791	
	1.349	7	1.349 1.570 1.810	1.810	2.068	7	.345 2	2.649	1.2.9	952	3.281	-	3.627	3.988	\dashv	4.364	4.755	755	5.160	7	1775	6.008	l l
[512k	1.505	_	192.	1.505 1.761 2.039	2.341		2.664 3	3.010	3.376	1 92	3.764	_	4.172	4.599	_	5.045	5.508	1 809	5.989	6.486	_	6.998	
	1.630		1.897 2.187	2.187	2.500	-	2.834 3	3.201	3.5	568	3.965		4.383	4.819	\rightarrow	5.274	5.747	+	6.236	1.6.740	+	7.260	[
<u> </u>	1 1.815	1 2	.123	1.815 2.123 2.459	2.822		3.212 3	3.628	4.071	_	4.538		5.330	5.544	-	6.082	6.641	541 {	7.223	1 7.820	_	8.437	_
_	365	1 2	1.965 2.287 2.637	2.637	3.014	2	417 3	3.859	4.3	301	4.781	15.8	284	5.810	+	6.359	6.928	-	7.518	8	127	8.753	[

Table 4.2-8 $B_{2} \text{ for TEX-POLY} \tag{--.1 eV}$

(°C)

Memory	_	_	_		_		_		_	_	_			_	-	_	
[Capacity]		20	30	40	20	09	7	70	90	90	100	110	120	130	140	150	160
(bits)	2	25	35	45	55	65	7	75	85	95	105	115	125	135	145	155	165
<u>4</u>	-	809	.531	. 468	.415	372	_	335	.303	.276	.253	.233	.215	1 .200	186	174	. 163
	-	267	. 498	.440	.393	.353	1	318	.289	.264	.243	.224	.207	195	. 180	168	. 158
<u>8</u> k	. <u> </u>	1 607.	619.	.546	. 485	434	_	390	.354	322	.295	.272	.251	.233	.217	.202	. 190
	9.	599	.580	.514	. 458	.411	1	371	.337	.308	.283	.260	.241	.224	.209	961.	. 184
 16k	3.	.834	.729	. 642	.570	013.	_	.460	.416	.379	.347	.320	. 295	274	.255	.238	.223
		977	.683	.605	.539	. 484	1	437	.397	.363	.333	.307	1.284	.580	.246	.231	.216
 32k	5; —	1 876.	855	. 753	699.	1 .598	_	539	.488	.445	.407	.375	346	1 .321	.299	.278	.262
	3,	913	108.	. 709	.632	. 568	1	513	.466	.425	.390	.360	.333	1 018.	.289	.280	.254
64k	- -	145	1.145 1.000	188.	.783	1 . 700	_	1 189	.572	125.	.477	439	405	376	350	.327	306
	<u>-</u>	1.069	.938	.830	1 ,740	.664	4	009	.545	.798	.457	.421	. 390	.363	.338	316	970
 128k	-	1.381	1.206 1.063	1.063	944	845	_	191.	689	.628	.575	.489	453	.422	.394	.394	670
_	1.6	1.289	1.131	1.001	.892	.801	-	724	.657	109.	.551	.508	.470	.437	.408	.382	.358
 256k	1.6	1 899	1.668 1.457 1.284	1.284	1.141	1.020	_	919	.833	1 657.	1 699.	689	517.	.548	1 013.	.476	.446
	-	1.557	1.366 1.209	1.209	1.078	896	1	874	.794	.726	999	.614	895.	.528	.493	.461	.433
 512k	2.0	910	2.016 1.761 1.552	1.552	1.378	1.233	_	1.111 1	1.006	1 716.	.839	172	.714	997	919.	.576	.540
	1.8	1.882	1.651	1.461	1.303	1.169		.056	.960	1 778.	.805	.742	.687	.638	.595	.570	.523
<u> </u>	1 2.4	430	2.430 2.123 1.871	1.871	1.662	1.487	_	.339 1	1.213	1.105	1.012	186.	098.	867.	.743	.694	1 159.
	12.4	269	2.269 1.991 1.761	1.761	1.570	1.410	-	274 1	1.157	1.057	970	.894	828	1 077.	1 817.	.672	.630

For a redundant cell approach, the conventional M out of N reliability for Time = infinity relation was used:

MTBF = Sum from J=0 to J=K the term
$$\frac{1}{(N-J)L}$$

where:

N = Number of active assemblies (N=2)

M = Min. number of assemblies required (M=1)

L = Assembly Failure Rate (L normalized to 1)

J = Number of assembly failures

K = N-M

This becomes MTBF = $\frac{1}{(2-0)}$ + $\frac{1}{(2-1)}$ = 3/2 MTBF improvement, or 2/3 Fail. Rate reduction

This .6667 factor is multiplied by the cycling failure rate to determine the equivalent failure rate.

For the Hamming code approach, the failure rate improvement factor (π_{ECC}) is derived as follows:

Ordinary 8 bit word failure rate = (λ_w) = 8 X Bit failure rate = 8 X λ_b

"New" word reliability =
$$R_w = R^{12} + 12R^{11}Q = R^{12} + 12R^{11}(1-R)$$

$$= R^{12} + 12R^{11} - 12R^{12} = 12R^{11} - 11R^{12} = 12e^{-11\lambda t} - 11e^{-12\lambda t}$$

Integrating the above expression from zero to infinity yields an effective "new" word failure rate of:

$$\frac{n(n-1)}{2n-1} = \frac{(12)(11)}{23} = 5.74 \lambda_b$$

This yields an improvement factor (π_{ECC}) of :

$$\frac{\lambda w}{\lambda w}' = \frac{5.74 \lambda b}{8 \lambda b}$$

where

λw' = New word failure rate

λw = Old word failure rate

 $\lambda b = bit failure rate$

This factor is applied to the cycling failure rate. It is a conservative approach because it affects only the cycling failure rate portion of the model. If device types other than EEPROMs incorporate on-chip error correction in the future, this factor can also be applied to the defect failure rate (although careful judgment must be made regarding the percentage of defect failures that are correctable).

Defect Failure Rate

Earlier in this section, defects were identified as a very significant contributor to the overall device failure rate for all memory device types. This was evident from the literature search in addition to the life test data collected. The life test data provided much information regarding failure modes and mechanisms that basically were defect-related. The life test data was then used to determine the defect failure rate of the devices.

Table 4.2-9 is a summary of the life test data collected as part of this study. All of the life tests were conducted at 125°C. The column titled "Hrs (M)" indicates the total number of millions of device hours at 125°C for all devices of the designated type and complexity. The column titled "Hrs (M) @ 25°C" indicates the equivalent part hours at 25°C, assuming an activation energy of 0.8 eV for memories. "FPMH @ 25°C" is the calculated failure rate in failures per million hours using the Chi-square distribution at 50% confidence. The column "217E @ 25°C" is the MIL-HDBK-217E base failure rate ($C_1\pi_T$) at 25°C, and the final column is a ratio of the calculated value to the MIL-HDBK-217E value.

The 0.8 eV value was derived by analyzing the published activation energy distributions for different memory failure mechanisms provided by the memory model literature search; these were categorized as metallization, oxide, and

Table 4.2-9
Derived Failure Rates - Memories

NEW/217E (%) #25C	.6	4. c	; ;	1.4	2.7	2.7	2.6	s.	ო.	.2	ო.	ო.	9.	- .	2.7	φ.	.2	۲.	œ.	જ.	1.0	m.	ო.
217E #25C	.24	8 8	8	8	8.	8	. 12	. 12	. 12	.24	4 .	. 12	. 12	.24	. 12	.24	.24	. 12	. 12	.24	.24	4 .	5
FPMH a25C	.001494	.000266	.000502	.000847	. 001614	. 001617	.003104	.000543	.000312	.000549	.001267	.000366	.000713	. 000332	.003293	.001381	.000471	. 000839	.000967	. 001245	.002435	.001267	. 001279
Q-LVL	٥٥	۵ د	۵۵	٥	٥	٥	٥	۵	۵	٥	۵	٥	٥	٥	٥	٥	٥	٥	٥	٥	٥	٥	٥
#FAIL	00	0 (1	, –	ო	4	ស	ო	4	0	7	7	2	7	7	13	_	9	8	æ	₽	7	67	9
EA(eV)	ထ် ထ်	ထ်ထ	, დ	∞.	œ.	ω .	œ.	φ.	∞.	∞.	ω .	ω̈́	æ.	æ	ω.	œ.	æ	œ.	ထ	œ.	œ.	œ.	ω.
FAILURE MECHANISM	žž	₹ 8	ž	¥¥	₹,	ž	WAR.	X₩.	Ş	Š	VAR	ž	ž	ž	VAR.	₹	VAR.	Y.	X	X	₩,	VAR	ž
HRS(H) ■125C	. 187 360	1. 851 133	1.349	1.747	1, 167	1,414	.477	3,47	3 5	5.636	4. 669	2.947	1.513	3.243	18. 15	64.	5. 705	12.66	13,902	13.068	3, 533	20, 901	2.102
NBITS	65.5 X	¥ 82 ¥	×	¥	₹	젍	Ř	Ř	Z	2 2	22 6 K	65. SK	85 52	25GX	₹	128X	256X	×	₹	128 XB	¥2	512X	Ŧ
TECH	88	Ĕ:	3	=	=	:	:	N SOF	:	3	3	OFFICE	:	1	9	3	:	MADS	:	*	=	=	:
₹ F	£ :	: :	3	=	=	=	2	ROH	2	=	:	UNPROH	3	:	UNPROH	=	3	UNPROM	2	=	=	2	3

Table 4.2-9 (CONTD)

Derived Failure Rates - Memories

NEW/217E (%)@25C	2.6	. ઌૢઌ૱ ૺઌઌ૱ઌ	1.2 9.	 6.4.0.0.	4.73.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.	3.8 1.0 7. S.
217E a25C	8	ន់ន់ន់ន	8. 27.	8. 8. 12. 12.	554444444	.03 .00 .41 .41
FPM a2SC	.002575	. 000373 . 002635 . 00169	.000741	.000724 .000855 .000036 .000695	.005589 .006823 .002852 .002859 .001338 .002975 .002937 .005589	.001325 .000139 .000673 .000933
Q-LVL	۵۵	0000	۵۵	0000	00000000	00000
#FAIL	80 10	0 1 2 2	77	2005	0-0-0-000	00440
EA(eV)	ω. ω.	ထဲထဲထဲထဲ	ထဲ ထဲ	ထ်ထံထံထံ	$\overset{\circ}{\omega}\overset{\circ}{\omega}\overset{\circ}{\omega}\overset{\circ}{\omega}\overset{\circ}{\omega}\overset{\circ}{\omega}\overset{\circ}{\omega}\overset{\circ}{\omega}\overset{\circ}{\omega}$	ထဲထဲထဲထဲထဲ
FAILURE MECHANISM	VARIOUS	N/A VARIOUS UNANDWN UNANDWN	NOON	VARIOUS UNANDUN VARIOUS UNANDUN	N/A VARIOUS N/A N/A N/A N/A N/A N/A	N/A N/A UNONDWN VARIOUS VARIOUS
HRS(M) a1250	12. 423 5. 109	7. 1.786 1.638 284	1.456 .658	2.1. 2.1. 3.2. 3.28	889. 202. 203. 899. 899. 899. 899.	. 211 2. 009 2. 799 1. 896 1. 482
#BITS	₽₹	8 4 8 8	突 矣	<u> </u>	297 564 1842 1842 1852 1928 2011 2016 3360	¥ <u>8</u> 8€
	— Ф	ผน	- ω		(48) / / / (4(4()))	. (30)
	និសិ	Ę	ā.	ž	FPLA TILANICA	§

miscellaneous defect-related mechanisms. The average E_as were computed to be .84, .37, and .85, respectively. RAC-MDR-21 was consulted to determine the weighting factors to be associated with each of these mechanisms for bipolar and MOS memories. Table 4.2-10 provides the results. Interestingly, the results for the two technologies were nearly the same, hence the value of 0.8 eV for all memory devices. This relatively high activation energy is driven by the preponderance of oxide step coverage metallization defects in the MDR-21 database. If oxide defects had been predominant, the activation energy would have been much lower.

From the life test analysis, a defect failure rate model (similar to MIL-HDBK-217E) was derived that uses two factors: a temperature acceleration factor (π_T) and a base failure rate/complexity modifier (C_1). The π_T relationship is taken from MIL-HDBK-217E and is as follows:

$$\pi_T = 0.1(e^X)$$
 where: $X = -A \left(\frac{1}{(T_J + 273)} - \frac{1}{298} \right)$

In most instances, insufficient test data was available to make a detailed evaluation of the impact of device complexity on failure rate. The complexity factors of MIL-HDBK-217E were therefore used as guidance in the C_1 factor development. The following paragraphs describe the defect failure rate model for each memory device category. Refer to Appendix E for the life test data, and Table 4.2-9 for the derived failure rates.

MOS PROMs (Including UVEPROMs, EEPROMs, Floating gate MOS PALs/PLAs)

The data collected did show some correlation between device complexity (capacity in bits) and failure rate. The average failure rate of the 64K, 128K, and 256K UVEPROM test data was used as a baseline failure rate. This value is .00112 FPMH (Failures Per Million Hours) at 25°C for D-level quality. This equals .000339 FPMH after normalizing to B-level quality. The .8 eV activation energy is used to determine the failure rates at temperatures other than 25°C. This activation energy yields an A value of 9270. The FLOTOX and Tex-Poly derived failure rate data is consistent with the UVEPROM

calculations, and the 16K EEPROM resultant failure rate (together with the UVEPROM calculated values) supports the 217E complexity relationship. A complexity relationship equal to that of MIL-HDBK-217E is used, which results in the following C_{\parallel} values (these are multiplied by π_{E} to determine the overall defect failure rate):

 c_{i}

Up to	16K	bits	.00085
16K <	Χ <	64K	.00169
64K <	X <u><</u>	256K	.00339
256K <	(X <	: 1M	.00678

(Note: the 25°C normalized failure rates have been multiplied by 10 to get C_1 values – this is to compensate for the 0.1 multiplier in the π_T expression.)

Bipolar PALs/PLAs

The 0.8 eV activation energy (9270 "A" value) is used for π_T . Very little correlation between programmable array bit count and defect failure rate was found for these device types; however, the devices for which life test data was available all contained 200 gates or less. The average failure rate for these devices was determined to be .003456 FPMH at 25°C for D-level quality. This is .001047 after normalizing to B-level quality. A complexity relationship similar to MIL-HDBK-217E is assumed for higher gate count devices, which yields the following complexity factors:

 c_1

Up to 200	gates	.01047
200 ⟨ X <u>⟨</u>	1000 gates	.02094
1000 < X	< 2000 gates	.04188

Bipolar PROMs

Most of the life test data available was for low complexity (less than 16K bit) devices. The derived failure rates for \leq 16K devices are roughly equal; the 32K part failure rate was about triple this. The average failure rate for the \leq 16K group was .003104 at 25°C for D-level quality or .000941 when normalizing to B quality. The 32k bit device test data was deemed insufficient to warrant departure from the 217E complexity relationship. Using the 217E relationship yields the following C_1 values:

 C_1

Up 1	to	16	K	bits	.0094
16K	<	Χ	<u><</u>	64K	.0188
64K	<	Χ	<u><</u>	256K	.0376
256	< <	(X	<	: 1M	.0753

MOS ROMs

A weak correlation of complexity to failure rate was found. The 128K and 256K device failure rate data was used to develop an average failure rate of .0008605 FPMH for that device category at 25°C and D-level reliability. This yields .000261 FPMH when normalizing for B-level quality. Using the 217E complexity relationship results in the following:

 C_1

Up to 1	6K bits	.00065
16K < X	(<u><</u> 64K	.0013
64K < X	< <u><</u> 256K	.0026
256K <	X < 1M	.0052

Bipolar SRAMs

Test data for low complexity SRAMs of this type were available (under

16K bits). The average failure rate was calculated to be .001734 FPMH at 25°C for D-level quality, or .000525 for B-level quality. The C₁ values are:

 c_1

Up to	o 16K	bits	.0052
16K	< X <	64K	.0105
64K	< X <u><</u>	256K	.0210
256K	/ Y /	- 1 M	0420

MOS SRAMS

Life test data for 16K MOS SRAMs was used and is .002575 FPMH for that complexity at 25°C and D-level quality. Normalizing for B-level quality gives .000780 FPMH. The same $\rm C_1$ values as are used for bipolar SRAMs are then applied.

 c_1

Up to	16K	bits	.0078
16K <	Χ <	64K	.0156
64K <	Χ <	256K	.0312
256K <	: X <	< 1M	.0624

DRAMs

Data for 64K DRAMs was available. The average failure rate is .000842 FPMH for this device at 25° C and D-level quality. This equals .000255 for B-level quality. The 217E complexity relationship yields:

 c_1

Up to	16K	bits	.0013
16K <	Χ <u><</u>	64K	.0025
64K <	Χ <	256K	.0051
256K <	χ ,	< 1M	.0100

Table 4.2-10

	RE VEN-	EPORTED ENE VEN-	FAILU MECHA QUANT FAIL	ANISM					
FAILURE MECHANISM	DOR 1	DOR 2	VEN- DOR 3	VEN- DOR 4	VEN- DOR 5	VEN- DOR 6	MECHANISM E(4) AVERAGE	EVEN BIP	
Metallization ⁽¹⁾	. 9	.7	.75	1.0	.7	1.0	.84	34	202
Oxide ⁽²⁾	. 52	. 3	. 35	. 45	. 3	. 3	. 37	3	37
Miscellaneous ⁽³⁾	. 9	1.06	. 95	. 62	. 62	1.0	.85	3	18
Event Total								40	257
	Average Activation Energy *(E _A avg.) (5) 0.806 0.773								

Notes: (1) Metallization includes metallization/mask defects, open tracks, electromigration.

- (2) Oxide includes all dielectric defects.
- (3) Miscellaneous includes bulk defects, package-related defects, latch-up defects and various lesser-occurring events.
- (4) The mechanism E_A average is the arithmetic mean of the six reported values for each mechanism. Since the six vendors did not report numbers of failure events, these values could not be weighted by vendor.
- (5) E_A = (<u>Mechanism Ea Average</u>) x (<u>Mechanism # Failure Events</u>) Event Total

MOS Memory:
$$(202 \times .84) + (37 \times .37) + (18 \times .85)$$

257 = 0.773 eV

Bipolar Memory:
$$(34 \times .84) + (3 \times .37) + (3 \times .85) = .806 \text{ eV}$$

4.2.2.3 Memory Model Form

Based on the information and data just presented, the memory device model form that has been developed for this project is as follows:

$$\lambda_{\mathsf{P}} = \lambda_{\mathsf{EM}} + \lambda_{\mathsf{TDDB}} + \left[(\mathsf{C}_{\mathsf{1}})(\pi_{\mathsf{T}}) + \lambda_{\mathsf{cvc}} + (\mathsf{C}_{\mathsf{2}})(\pi_{\mathsf{E}}) \right] (\pi_{\mathsf{O}})(\pi_{\mathsf{L}})$$

where:

 λ_p is the device predicted failure rate in failures per million hours.

 λ_{EM} is the "go - no go" failure rate due to electromigration. Also refer to section 4.1.3.2.

 λ_{TDDB} is the failure rate due to Time dependent dielectric breakdown. Also refer to section 4.1.3.1.

C₁ is the base failure rate for defect-related failures.

 π_{T} is the temperature multiplier for the defect-related failure rate.

 λ_{cyc} is the EEPROM* read/write cycling induced failure rate and is:

$$\lambda_{\text{cyc}} = [A_1B_1 + A_2B_2/\pi_0] \pi_{\text{ECC}}$$

where:

 \mathbf{A}_1 and \mathbf{A}_2 are the base cycling failure rates.

 ${\rm B_1}$ and ${\rm B_2}$ are the temperature/complexity multipliers.

 π_{ECC} is the on-chip error correction factor:

= .7174 for Hamming Code with 8 data bits and 4 correct bits.

= .6667 for a two-needs-one redundant cell approach.

= 1.0 for any device not using on-chip error correction.

* - λ_{cyc} = 0 for all devices other than Flotox or Textured Poly EEPROMs.

C₂ is the package base failure rate.

 $\pi_{\mbox{\tiny F}}$ is the environmental factor. Refer to sect. 4.6.4.

 π_{Ω} is the quality factor. Refer to sect. 4.6.1.

 π_i is the learning factor. Refer to sect. 4.6.2.

4.3 MONOLITHIC GAAS DEVICES

4.3.1 GaAs Database - Summary of Sources and Data

The GaAs model database relied on information from an industry survey. telephone contacts with additional companies, and published literature. The published literature includes papers, articles, books, company data books, and company application notes. The GaAs industry survey by mail was largely unsuccessful since only one useful set of data was obtained from the thirteen companies that responded (see Table 4.3-1). General Electric supplied accelerated life test data on a power MMIC amplifier through the survey format. Litton and Harris formally withdrew from the survey after receiving specific instructions for the type of data that would be required. Seven additional companies (see Table 4.3-1) were contacted independently of the industry survey and NEC Corp. supplied useful accelerated life test data from an application note. Other data in the form of accelerated life test reports on discrete GaAs field effect transistors and diodes was obtained from Alpha, Sanders, Avantek, Fujitsu, Harris, NEC Corp., and Texas Instruments although the data was not useful for this study. There appears to be a tendency among the GaAs integrated circuit manufacturers to carefully quard specific process details and reliability test results especially in this area where emerging technology is being built. This tendency is understandable since much of the technology is considered proprietary and many of the company contacts from the industry survey expressed this view. The most useful data was obtained from published papers and data books which discussed the results of accelerated life tests on GaAs integrated circuits and other circuit elements.

Approximately ninety six papers, articles, and books were reviewed during the literature search for failure mechanism information and this source also provided most of the data for the development of models. The results of accelerated life test studies from the six most useful papers or articles and three company data books are summarized in Tables 4.3-2, 4.3-3 and 4.3-4. The integrated circuit element summary data (see Table 4.3-4) was developed from a paper by Roesch and Stunkard [92]. The other papers are referenced in Tables 4.3-2 and 4.3-3.

Table 4.3-1

GaAs Data Collection and Industry Contacts

COMPANIES RESPONDING TO SURVEY	BUILDS MMIC GaAs	BUILDS DIGITAL GaAs	WITH- DREW FROM SURVEY	DOES NOT BUILD GaAs	SENT DATA	DATA USEFUL
Litton Electron Devices Microwave Solid State			Х			
Harris Microwave Semiconductor	X	X	Х			
Mostek				X		
Pacific Monolithics	X					ļ
Tachonics Corp.	X					
TriQuint Semiconductor	X	X				
Watkins Johnson Co.	X					
Vitesse Semiconductor		X			<u> </u>	
Gain Electronics	 	X			 	
Anadigics	X	X			<u> </u>	
M/A-COM AAD	X				 _	
Microwave Semiconductor Corp.	X				 	
Alpha	X	<u> </u>	<u> </u>		X	
G.E.	X		ļ .		X	X
Avantek	X		ļ			
Sanders Microelectronic Center	X		<u> </u>		<u> </u>	
ADDITIONAL TELEPHONE CONTACTS	ļ					
NEC Corp.	<u> </u>	X			X	<u> </u>
David Sarnoff Research Center Raytheon Special Microwave Devices Operation	X			X		
Adams Russell Electronics	X	X				
Eaton-AIL-Division	X					

Table 4.3-2

GaAs MMIC Data Summary

			TEST		ACTIVATION	FAILURE RATE	
			TEMP	SAMPLE	ENERGY	REFERENCED	REFERENCE
MANUFACTURER	TEST TYPE	DEVICE TYPE	(°C)	SIZE	(ev)	TO 150°C	NO
TriQuint Semiconductor	Accelerated Life Test	 TW9111U <u>Amplifier</u>	 225 	131 	1.6	4.26 × 10 ⁻⁷	83 & 84
Harris Microwave _Semiconductor	Accelerated	HMM-11810 Amplifier	 200 	31 	1.6	4.36 x 10 ⁻⁷	83 & 85
General _Electric_Co.	Accelerated	 MMIC Power Amplifier	 200 	 17 	1.5	1.29 x 10 ⁻⁶	89
NEC Corporation	Accelerated Life Test	Amplifiers & Interface ICs	 220 	30 	1.17	7.85 x 10 ⁻⁷	90
M/A-COM Inc.	Accelerated Life Test	 MA4GM201 MA4GM211 SPST Switches	 250 	20 	1.35	2.06 × 10 ⁻⁷	91
 WEIGHTED AVERAGES			}		1.5	4.51 x 10 ⁻⁷ (<u></u>

Table 4.3-3

GaAs Digital Data Summary

1			TEST	1	ACTIVATION	FAILURE RATE	
			TEMP	SAMPLE	ENERGY	REFERENCED	REFERENCE
MANUFACTURER	TEST_TYPE	DEVICE TYPE	(°C)	SIZE	(ev)	TO 150°C	NQ.
NEC Corporation	Accelerated Life Test	 ECL Compatible OR-NOR Gates, T&D Flip-Flops		3 0	1.4	3.33 × 10 ⁻⁸	86
TriQuint Semiconductor	Accelerated Life Test	MSI Circuits	225	130	1.6	3.51 x 10 ⁻⁷	83
Giga Bit Logic Inc.	Accelerated Life Test	 SSI, MSI, LSI Circuits	 150 	658 	1.4	 4.58 × 10 ⁻⁶	 88
WEIGHTED AVERAGE		 			1.4	 2.53 × 10 ⁻⁶ 	

Table 4.3-4

GaAs Integrated Circuit Element Data Summary

INTEGRATED CIRCUIT ELEMENT	TEST TYPE	TEST TEMP (°C)	SAMPLE SIZE	ACTIVATION ENERGY (ev)_	FAILURE RATE REFERENCED TO 150°C
Implanted Resistors & Ohmic Contacts	Accelerated Life Test	203	~90		1.57 x 10 ⁻⁷
Thin Film Resistors	Accelerated Life Test	125 150 175 200	70	1.0	3.05 x 10-7
First Level Metallization	Accelerated Life Test	250 275 300	80	1.8	0.059 x 10 ⁻⁷
Air Bridge Metallization	Accelerated Life Test	170	~70	0.43	0.68 x 10 ⁻⁷

4.3.2 GaAs Failure Rate Models

No GaAs integrated circuit models currently exist in MIL-HDBK-217E. The only reference to GaAs in MIL-HDBK-217E is in the discrete semiconductor FET section where an application factor and a quality factor are applied to GaAs FETs. The 217E model is basically a silicon model. Significant material and processing differences $^{[88,93,94]}$ exist between silicon and GaAs (see Table 4.3-5) and these differences result in different failure mechanisms for the two materials and require different failure rate models.

The literature search revealed that the primary failure mechanism affecting GaAs integrated circuits centers around metallization and GaAs interdiffusion [83,93,95]. In particular Au-GaAs interdiffusion involves a slow degradation in the GaAs contact regions and in the Schottky gate regions of the MESFET components. The MESFET channel regions become reduced and hot spots can develop. Ohmic contact resistance will increase in the drain and source contacts on the MESFETs and in the other contacts in the integrated circuit. Failures will initially involve parametric changes in performance but will eventually involve catastrophic damage. Other failure mechanisms including electromigration, corrosion, backgating, and capacitor dielectric defects have been reported to occur rarely in comparison to the Au-GaAs interdiffusion failure mechanism

The circuits selected for failure rate modeling were the GaAs MMIC (Monolithic Microwave Integrated Circuit) and the GaAs digital circuits. Significant processing differences exist between the two circuit types and the differences resulted in two different models. GaAs MMICs use depletion mode MESFETs with fewer transistors dissipating more power than on digital circuits which use larger numbers of smaller size depletion or enhancement mode MESFETs that dissipate less power [83]. MMICs use many capacitors (metal insulator metal, interdigited, stub, Schottky barrier), inductors (lumped or distributed), resistors (implanted or thin film), and Au based air bridge interconnects [93]. Digital GaAs circuits make limited use of implanted resistors and Schottky diodes. No air bridge interconnects are used on

digital GaAs circuits. Higher frequency GaAs MMIC devices require more control of interconnect and substrate dimensions to maintain good quality transmission line interconnections. MMIC devices use more extensive backside processing steps because of the low inductance ground connections that are required [93]. This step can also serve to increase the thermal conductivity through the MMIC substrate and this is not applicable on digital GaAs circuits.

Accelerated life test studies in industry indicate that the MESFETs (active devices) used in MMIC and digital GaAs devices fail at higher rates than the other components on the integrated circuits. This requires that the failure rate models must be dominated by the MESFET failure mechanism (Au-GaAs interdiffusion). Since the failure mechanism of the MESFET is based on a diffusion process, temperature was determined to be the driving factor in the active device failure rate model (λ_A in figures 4.3-1 and 4.3-2) which was then based on the modified Arrhenius equation [96] as follows:

$$\frac{E_A}{K} \left\{ \frac{1}{T1} - \frac{1}{T2} \right\}$$

$$\lambda_2 = \lambda_1 e \tag{4.3.1}$$

where:

Ea = Activation energy (ev)

T1 & T2 = Temperatures (Kelvin)

 λ_1 & λ_2 = failure rates at T1 & T2

K = Boltzmann's constant

The complete GaAs MMIC and digital failure rate models are presented in figures 4.3-1 and 4.3-2 with all of the symbols and equations defined except for $C_2\pi_E$, π_L , and π_Q which are found in other sections of this report. The active device base failure rate (λ_A) for both MMICs and digital GaAs devices were developed from equation 4.3.1 by calculating weighted averages (based on sample size) of the MMIC and digital GaAs accelerated life test failure rates and activation energies that were listed in Tables 4.3-2 and 4.3-3. The reference temperature is 150°C (423°K) and the only remaining unknown is the channel temperature T_{CH} (see figures 4.3-1 and

4.3-2). The application factor for MMICs (π_{Δ}) was developed by comparing the ratio of the 150°C failure rates (see Table 4.3-2) for a known low noise MMIC (π_A = 1) made by Harris Semiconductor and a power amplifier MMIC made by General Electric ($\pi_{\Delta} = 3.0$ for power devices). The General Electric MMIC was also used to establish the maximum power range (3000 mw) for the application factor. The MMIC active device complexity factor $(\pi_{\Gamma\Delta})$ was derived from a set of MMIC failure rate data from NEC Corporation $^{-0.01}$ (see Table 4.3-6). A ratio of failure rate data was found by dividing the data with greater than one hundred transistors at three given quality levels by data with less than one hundred transistors. This ratio was then averaged and used as the MMIC active device complexity factor ($\pi_{\mbox{\footnotesize{CA}}} \rangle$. The digital GaAs active device complexity factor (π_{CA}) was derived from failure rate data in a paper by Venkataraman, Kotz, and Welch^[87] (see Table 4.3-7). Small scale and medium scale integration failure rates were averaged together as a group and compared to large scale integration failure rates to develop the digital complexity factor ($\pi_{CA} = 2.0$). The passive device failure rates $(\lambda_{\text{p}} \text{ in figures 4.3-1 and 4.3-2})$ for MMICs and digital GaAs devices were derived from a paper by Roesch and Stunkard [92] (see Table 4.3-8) where accelerated life tests were performed on GaAs integrated circuit elements. Composite digital passive failure rates were developed by summing the failure rates for the implanted resistors, ohmic contacts, and first level metallization used in digital GaAs circuits. The failure rates of thin film resistors and air bridge metallization (used in MMICs) was added to the digital composite failure rate to establish a passive MMIC failure rate since all of the passive circuit elements are used on MMIC devices. The failure rate data for integrated circuit elements in Table 4.3-8 (75% current level) were derated from the maximum current levels (100%) given in the referenced paper to represent a more typical operating level for the circuit elements. A composite activation energy (.43 eV) was used for both MMIC and digital GaAs passive failure rate models. The complexity factor ($\pi_{\mbox{\footnotesize{CP}}})$ appearing in the MMIC failure rate model was derived from an engineering estimate based on the much wider use of passive components in MMIC devices when compared to digital GaAs devices. The digital passive device GaAs model does not have a complexity factor because of the more limited use of passive devices on

digital circuits and because this information is more difficult to determine on digital circuits. When information for the model factors is unknown, the default values revert to the maximum numbers listed for each factor. The temperature term (T) required for the passive failure rate models (see figures 4.3-1 and 4.3-2) is meant to apply to the maximum passive device temperature on each circuit. If this temperature is unknown, the default value becomes the active device channel temperature (T_{CH}) which must be known. Also, the weighted averages of the failure rates listed in Tables 4.3-2 and 4.3-3 which determine λ_{Δ} for both models and the failure rates developed from Table 4.3-4 for λ_{p} were based on B-level quality devices to correspond to a quality factor π_{Ω} of "one". Table 4.3-9 contains calculated values for active and passive base failure rates from 25°C to 175°C for both MMIC and digital GaAs devices. The failure rates are carried to four places (failures/ 10^6 hours) which results in zero values for the active device failure rates at the lower temperatures. The maximum channel temperature listed in Table 4.3-9 is 175°C which was the highest maximum operating temperature reported by any of the manufacturers.

The original proposed form for MMIC devices is shown in equation 4.3.2.

$$\lambda_{p}(MMIC) = \sum_{i=1}^{n} (\lambda_{mi} \pi_{Ai} \pi_{CLi}) + (\lambda_{R} \pi_{CR} + \lambda_{L} \pi_{CL} + \lambda_{C} \pi_{CC}) \pi_{Q}$$
(4.3.2)

The base failure rate (λ_{mi}) was designed to account for different size active device operating at different channel temperatures on the same chip. This would require a careful thermal survey of the device and this information was not available for this study. Individual integrated circuit element failure rate terms for resistors (λ_R) , inductors (λ_L) , and capacitors (λ_C) were also proposed but the minimal amount of data on circuit elements made this concept difficult to implement and the resulting composite or lumped passive failure rates were developed in this study.

The final model equations and symbols were modified in order to make them compatible with MIL-HDBK-217E.

A temperature factor (π_T) was defined by including only the exponential terms from λ_A and λ_P .

The modified equations are shown in equations 4.3-3 and 4.3-4 below.

$$\lambda_{M} = [(C_{1A} \pi_{TA} + C_{1P} \pi_{TP}) \pi_{A} + C_{2} \pi_{E}] \pi_{L} \pi_{Q}$$

$$\lambda_{D} = [C_{1A} \pi_{TA} + C_{1P} \pi_{TP} + C_{2} \pi_{E}] \pi_{L} \pi_{Q}$$

$$(4.3.3)$$

where:

 λ_{M} = MMIC GaAs Part Failure Rate

 λ_{D} = Digital GaAs Part Failure Rate

C_{lP} = GaAs Passive Device Complexity Factor (For resistors, capacitors, inductors)

 π_{TA} = GaAs Active Device Temperature Factor

 π_{TP} = GaAs Passive Device Temperature Factor

 π_A = MMIC Application Factor

 $C_2\pi_F$ = Package Failure Rate

 π_{l} = Experience or Learning Factor

 π_0 = Quality Factor

FIGURE 4.3-1 GaAs_MMIC FAILURE RATE MODEL

failures $\lambda_M = [(\lambda_A \pi_{CA} + \lambda_P \pi_{CP}) \pi_A + C_2\pi_F] \pi_L \pi_O = 10^6 \text{ hours}$

= MMIC PART FAILURE RATE

= MMIC ACTIVE DEVICE BASE FAILURE RATE $\lambda_{\mathbf{A}}$

= MMIC ACTIVE DEVICE COMPLEXITY FACTOR πCA

= MMIC PASSIVE DEVICE BASE FAILURE RATE $\lambda_{\mathbf{p}}$

= MMIC PASSIVE DEVICE COMPLEXITY FACTOR πСР

= MMIC APPLICATION FACTOR

 $C_2\pi_F = PACKAGE FAILURE RATE$

= EXPERIENCE OR LEARNING FACTOR πL

= QUALITY FACTOR пО

$$\frac{1}{T_{CH} + 273} - \frac{1}{423}$$
, $\frac{\text{failures}}{10^6 \text{ hours}}$; EA = 1.5 eV

 π_A = 1.0 FOR LOW NOISE AND LOW POWER LESS THAN OR EQUAL TO 100 mw 3.0 FOR DRIVER AND HIGH POWER GREATER THAN 100 mw TO 3000 mw

 π_{CA} = 1.0 FOR LESS THAN 100 ACTIVE DEVICES 1.6 FOR 100 TO 1000 ACTIVE DEVICES

 π_{CP} = 1.0 FOR LESS THAN OR EQUAL TO 10 PASSIVE DEVICES 1.2 FOR 11 TO 100 PASSIVE DEVICES

1.3 FOR 101 TO 1000 PASSIVE DEVICES

$$-4980 \frac{(1)}{1+273} - \frac{1}{423} \frac{\text{failures}}{10^6 \text{ hours}}$$
; E_A = 0.43 eV λp = 0.2263 e

FIGURE 4.3-2 GaAS DIGITAL FAILURE RATE MODEL

$$\lambda_D = [(\lambda_A \pi_{CA} + \lambda_P) + C_2\pi_E] \pi_L \pi_Q$$
 failures 10^6 hours

 λ_{D} = DIGITAL GaAs PART FAILURE RATE

 λ_{A} = DIGITAL GaAs ACTIVE DEVICE BASE FAILURE RATE

 π_{CA} = DIGITAL GaAs ACTIVE DEVICE COMPLEXITY FACTOR

 λ_{D} = DIGITAL GaAs PASSIVE DEVICE BASE FAILURE RATE

 $C_2\pi_F = PACKAGE FAILURE RATE$

 π_1 = EXPERIENCE OR LEARNING FACTOR

 m_O = QUALITY FACTOR

$$T_{CH} = 2.5303 \text{ e}$$
 ($T_{CH} + 273 - \frac{1}{423}$) $T_{CH} + 273 - \frac{1}{423}$

 π_{CA} = 1.0 FOR LESS THAN 1000 ACTIVE DEVICES (1) 2.0 FOR 1000 TO 10,000 ACTIVE DEVICES (2)

$$-4980 \frac{(\frac{1}{T+273}-\frac{1}{423})}{T+273} \frac{failures}{10^6 \text{ hours}}$$
; EA = 0.43 eV λp = 0.0687 e

- (1) THIS FACTOR INCLUDES SMALL SCALE AND MEDIUM SCALE INTEGRATION PARTS.
- (2) THIS FACTOR INCLUDES LARGE SCALE INTEGRATION PARTS.

Table 4.3-5

GaAs Material and Process Comparison With Si

MATERIAL PROPERTIES (300 K)	GaAs	Si	COMMENTS
Electron Mobility (cm ² /v.s)	8500	1500	GaAs has higher mobility (5.7 times) which translates to at least twice the speed of Si
Carrier Drift Velocity (cm/s)	2.2 x 10 ⁷	6.5 x 106	GaAs has a faster switching speed.
Electric Field at Peak Electron Velocity (v/cm)	7 x 10 ³	3 x 10 ⁴	GaAs has potential for lower power dissipation.
Intrinsic Resistivity (ohm-cm)	2.3 x 10 ⁵	1 x 108	A semi-insulating substrate for GaAs means no problems with oxide or junction isolation.
Energy Bandgap (ev)	1.42	1.12	GaAs has special optical properties and a better radiation tolerance.
Intrinsic Temp (°C at 10 ¹³ cm ⁻³ background concentration)	300	130	At more than twice the intrinsic temperature of Si, GaAs has potential to operate at higher temperatures.
Linear Coefficient of Thermal Expansion (°C-1)	6.86 x 10-6	2.6 x 10-6	Thermal mismatches between materials will be a more difficult problem on GaAs.
Thermal Conductivity (W/cm°C)	0.46	1.5	The higher thermal resistance (more than 3 times greater) of GaAs means that heat sinks are usually required and other thermal management issues are a serious concern.
Melting Point (°C)	1238	1415	

Table 4.3-5 (cont)

GaAs Material and Process Comparison With Si

PROCESSING STEPS	GaAs	Si	COMMENTS
Transistor Structures	Schottky Barrier	Bipolar & MOS	GaAs MESFETs are free from the surface effects, ionic contamination, charge trapping, and time dependent dielectric breakdown problems seen in Si.
Metallization	Au, Ti, Pt Based	Al and Polysilicon Based	GaAs is less susceptible to the electromigration and corrosion mechanisms on Si products.
Native Oxide	None Stable	SiO ₂	Construction of MOS devices and use of traditional processing techniques is not possible on GaAs.
Backside Processing	Required	Minimal	Thinner wafers and backside processing creates more handling problems (breakage and damage) on GaAs.

Table 4.3-6
NEC GaAs MMIC Failure Rates at 125°C⁽⁹⁰⁾

QUALITY LEVEL	n <u><</u> 100	100 < n ≤ 1000	RATIO
JAN-S Equivalent	50	100	2.0
JANTXV Equivalent	200	300	1.5
JANTX Equivalent	300	400	1.33
AVERAGE RATIO FOR MMIC COMPLEXITY			1.61

Table 4.3-7

Venkataraman's Digital GaAs Failure Rates at 100°C⁽⁸⁷⁾

	PART TYPES	FAILURE RATES (Failures/109 Hours)	AVERAGE FAILURE RATE (Failures/10 ⁹ Hours)
SSI	NOR Gate Exclusive OR Gate Buffer Comparator Flip-Flop	77 82 91 90 50	75
MSI	COUNTERS MULTIPLEXER/ DEMULTIPLEXER	80 55	
LSI	1 K STATIC RAM	153	153
FAIL	O OF LSI/MSI & SSI URE RATES FOR DIGITAL COMPLEXITY		2.04

Table 4.3-8
GaAs Passive IC Element Failure Rates (92)

	FAILURE RATE AT		
PASSIVE INTEGRATED	150°C DERATED TO	COMPONENT	COMPONENT
CIRCUIT ELEMENT	75% CURRENT LEVEL	USE ON MMIC	USE ON DIGITAL
Implanted Resistors	_	1	
and Ohmic Contacts	6.62 x 10 ⁻⁸	X 	X
Thin Film Resistors			
Inin Film Resistors	 1.29 x 10 ⁻⁷ 	 	
First Level	 	<u> </u>	
Metallization	2.48 x 10 ⁻⁹	, X	, X
Air Daides			<u> </u>
Air Bridge Metallization	 2.86 x 10 ⁻⁸ 	 X 	
Composite Passive	 	 	
Failure Rates	 	2.26 x 10 ⁻⁷	6.87 x 10 ⁻⁸

Table 4.3-9

GaAs MMIC & Digital Base Failure Rate Table

(Failures/Million Hours)

	GaA	s MMIC	GaAs DIGITAL IC
TCHANNEL	\ λ _Α 	^{\lambda_p}	λ _A λ _P
25	0.0000*	0.0016	0.0000* 0.0005
35	0.0000*	0.0028	0.0000* 0.0008
45	0.0000*	0.0046	0.0000* 0.0014
55	0.0000*	0.0075	0.0000* 0.0023
65	0.0000*	0.0117	0.0002 0.0036
75	0.0000*	0.0179	0.0007 0.0054
85	0.0003	0.0267	0.0024 0.0081
95	0.0010	0.0389	0.0082 0.0118
105	0.0034	0.0557	0.0263 0.0169
115	0.0111	0.0782	0.0796 0.0237
125	0.0341	0.1080	0.2275 0.0328
135	0.0995	0.1468	0.6178 0.0445
145	0.2757	0.1966	1.5993 0.0596
155	0.7283	0.2597	3.9605 0.0788
165	1.8406	0.3387	9.4095 0.1028
175	4.4633	0.4367	21.5088 0.1325

^{*} Value carried to four places only

4.4 HYBRIDS

4.4.1 Database

The data collected came from two sources: field data on the APG-68 radar system, and data from life testing conducted both in-house and in the industry. Table 4.4-1 lists the hybrid part types used on the APG-68 radar and the cumulative removal rate based on 263,990 hours of system operation over the period studied.

Table 4.4-2 lists the data collected from the life tests. Part of this data was collected as the result of the survey conducted. Both 1000 hour life (extended burn-in) and extended temperature cycling tests are included.

Table 4.4-1 APG-68 Hybrid Cumulative Removal Rate (Nov 1984 - June 1988)

PART NUMBER	NAME	CLASS	QTY USED /SYS	QTY <u>REMOVED</u>	CUMULATIVE FIELD REMOVAL RATE (/MILLION HRS)
583R379A01	Digibus	Digital	3	49	61.87
585R927A02	Dumped Intg.	Digital	3 2	14	26.52
585R928A02	RAM	Digital	2	9	17.05
586R291A01	μP/RAM	Digital	1	1	3.79
586R517A01	Mux	Digital	1	8	30.30
12604356	10 Bit D/A	Linear	2	5	9.47
583R352H01	A/D	Linear	1	15	56.82
583R505H01	D/A	Linear	1	117	443.18
583R979H01	D/A	Linear	2	4	7.58
585R056H01	S/D Conv	Linear	1	20	75.76
585R150A03	SW Driver	Linear	1	32	121.21
585R209A01	BORAM I/O	Linear	20	61	11.55
585R587A01	Timing	Linear	1	95	359.85
585R588H01	A/D	Linear	1	116	439.39
585R972H01	D/A	Linear	2	12	22.73
585R974H02	S/D	Linear	2	7	13.26
586R290A01	RAM I/O	Linear	1	60	227.27
586R292A01	Monitor	Linear	1	10	37.88
635A870H01	A/D	Linear	1	0	
583R407H01	Buffer	Linear	2	31	58.71

Table 4.4-1 APG-68 Hybrid Cumulative Removal Rate (contd.)
(Nov 1984 - June 1988)

PART NUMBER	NAME	CLASS	QTY USED /SYS	QTY REMOVED	CUMULATIVE FIELD REMOVAL RATE (/MILLION HRS)
583R412H01 583R495H02 584R032H03 584R353H03 584R353H04 584R3548H03 585R149A02	Amp Volt. Ref. Driver Amp Amp Sample/Hold Control	Linear Linear Linear Linear Linear Linear	2 1 1 1 1 2	9 0 0 2 12 41 19	7.58 45.45 77.65 71.97
583R504H04 583R504H23 583R504H24 583R511H12 583R512H01 583R512H00 583R520H03 584R550A04 584R551A04 585R151A03 586R508A01 586R509A02 586R509A03	Reg-5V,3.5A Reg-5V,2V,19A Reg-15V,9.5A Reg5.3V,29A Reg15V,4.4A Reg-+15V,-15V,2A Reg-28V,3A Reg-15V,0.5A INV, PreReg INV, Bridge Reg-20V, 1.5A Reg- Reg-2.75V Reg-5.45V,21A	PHP PHP PHP PHP PHP PHP PHP PHP PHP PHP	2 1 1 1 3 1 5 2 2 1 1	19 13 14 32 5 26 15 23 138 124 9 8 6	35.98 49.24 53.03 121.21 18.94 32.83 56.82 17.42 261.36 234.85 34.09 30.30 22.73 49.24
12604360-6 583R405H01 583R405H02 584R422H01 585R736H04 585R736H05 585R736H09	Switch Switch Switch Switch Amp Amp Amp	тмале тмале тмале тмале тмале	1 2 1 1 2 1	7 19 2 4 11 8	26.52 35.98 7.58 15.15 20.83 30.30 15.15
12604361-1 12604427 583R154H16 583R154H30 583R154H53 583R154H53 583R154H56 583R154H61 583R161H21 584R213H01	Switch Amp Amp Amp Amp Amp Amp Amp Amp Switch	Video Video Video Video Video Video Video Video Video	1 2 5 1 3 2 4 5 1 2	0 16 16 2 5 7 9 6	30.30 12.12 7.58 6.31 13.26 8.52 4.55 41.67 3.79

Table 4.4-2 Life Test Data

TYPE	P/N	VI0	FAILURES	FAILURE MECHANISM	TEST CONDITIONS	CASE	COMMENTS
Digital	586R291	22	0		1000 Hr. Life, T = 125°C	_	Teledyne
Linear	586R292	2	0		1000 Hr. Life, T = 125°C	-	Teledyne
Video Amp	12604427	38	1 @ 504	Unknown	1000 Hr. Life, T = 125°C	_	Teledyne
Linear	586R587	22	0		п —	-	Teledyne
Linear	586R290	22	0		1000 Hr. Life, T = 125°C	-	Teledyne
Digital	585R927	22	1 @ 1000	Al/Au intermetallic	1000 Hr. Life, T = 125°C	-	Teledyne; improper
)							test, $T_C = 200$ °C
Digital	585R927	91	0		1000 Hr. Life, T = 125°C	-	Teledyne
Digital	586R517	2	0		1000 Hr. Life, T = 125°C	-	Teledyne
Digital	585R928	22	1 @ 504	Al/Au intermetallic	1000 Hr. Life, T = 125°C	-	Teledyne; PR 1216;
			0001 0 9				improper test,
							$T_{C} = 200^{\circ}C$
Digital	585R928	22	0		1000 Hr. Life, T = 125°C	-	Teledyne
Linear	587R322	2	0		1000 Hr. Life, T = 125°C	-	Teledyne
Digital	587R323	7	2 @ 1000	Overstressed in test	1000 Hr. Life, T = 125°C	-	Teledyne
Digital	583R379	2	0		1000 Hr. Life, T = 125°C	-	Teledyne
Power Inv	584R550	3	1 @ 504	Cracked die	1000 Hr. Life, T = 125°C	2	WEC
Power Inv	584R550	5	0		1000 Hr. Life, T = 125°C	5	Solitron
Power Inv	584R550	2	1 @ 115	Cracked substrate	Temp Cycle/Thermal Shock	2	WEC
					115 Cycles		
Power Inv	584R550	-	1 @ 115	Detached substrate	Temp Cycle/Thermal Shock	2	WEC, FA M30487
					115 Cycles		
Power Inv	584R551	2	0		1000 Hr. Life, T = 125°C	2	Solitron
Power Inv	584R551	2	l @ 15 shock	Cracked die	Temp Cycle/Thermal Shock	2	WEC
					115 Cycles		
Linear	581R772	2	0		Temp Cycle/Thermal Shock	_	WEC, FA M24087
					1120 Cycles		Leads damaged due
							to mishandling
Linear	581R772	2	2 @ 1500	Al/Au intermetallic	3000 Hr. Life, T = 125°C	_	WEC, FA M20287
Linear	584R555	2	0		Temp Cycle/Thermal Shock	2	WEC, Test terminated
					1120 Cycles		@ 675
Linear	581R555	2	1 @ 750	Lifted bond wire	2500 Hr. Life, T = 125°C	2	WEC, FA M00188
Linear	585R149	2	0		1000 Hr. Life, T = 125°C	2	WEC
Linear	585R149	_	1@15 shock	Leak	Temp Cycle/Thermal Shock	2	WEC
Linear	585R150	3	1 @ 1000	Overstressed in test	1000 Hr. Life, T = 125°C	2	WEC, FA M18387

Table 4.4-2 (contd)

TYPE	P/N	<u>Y</u> 10	FAILURES	FAILURE MECHANISM	TEST CONDITIONS	CASE	COMMENTS
Linear	585R150	7	1 @ 115	Cracked solder	Temp Cycle/Thermal Shock	2	WEC, FA M26187
				lid seal	115 Cycles		
Power Reg	581R082	2	1 @ 2500	Substrate attach	3000 Hr. Life, T = 125°C	2	WEC, FA M29287
Power Reg	584R082	2	2 @ 75	Overstressed in test	Temp Cycle/Thermal Shock	2	WEC, FA M14687
					1120 Cycles		
Power Reg	585R151	7	0		1000 Hr. Life, I = 125°C	2	WEC
Power Reg	585R151	2	0		Temp Cycle/Thermal Shock	2	WEC
					115 Cycles		
Power Reg	586R508	-	0		Temp Cycle/Thermal Shock	2	WEC
					115 Cycles		
Power Reg	586R509A02	2	1 @ 168	Unknown	1000 Hr. Life	2	WEC
Power Reg	586R509A02		1 @ 15 shock	Unknown	Temp Cycle/Thermal Shock	2	WEC
•					115 Cycles		
Power Reg	586R509A03	2	l @ 15 shock	Substrate attach,	Temp Cycle/Thermal Shock	2	WEC, FA M26787
				cracked solder	115 Cycles		
			1 @ 115	Lid seal			
Power Reg	586R508	2	1 @ 504	Poor die attach	1000 Hr. Life, T = 125°C	2	WEC
Video Amp	Several	941	2 @ 1000	Wire-wire short	1000 Hr. Lite, I = 125°C	~	Q-Bit, No failures after
				on torroid			insulation change
Video Amp	Several	6	0		1000 Hr. Life, T = 125°C	~	Q-Bit
Video Amp	Several	16	0		1000 Hr. Life, I = 125°C	_	Q-Bit
Video	20858	3	0 6 5760		Life, T = 125°C	4	Anaren
Digitizer					٠		
Video	20864	2	1 @ 1440	Seal	Life Test, I = 125°C	4	Anaren
DC Restore	er		ા છે 3600	Seal			
			0 @ 2160				
			0 @ 2880				
			0 6 5760				
Video	24552	9	1 @ 720	Seal	Life Test, T = 125°C	4	Anaren
Digitizer			1 @ 1440	Electrical			
			1 @ 2943	Electrical			
			1 @ 5281	Electrical			
Video	22306	9	1 @ 720	Seal	Life Test, T = 125°C	4	Anaren
Blanking			1 (0 1440	Electrical .			
Video	87.022	. ~	2 @ 6323	Electrical	Life Test, T = 125°C	4	Anaren
Inceshold							

4.4.2 Model Development

The present version of the hybrid model as it appears in MIL-HDBK-217E is unnecessarily complex. It invokes failure rate dependency on the number of interconnects within the hybrid, the failure rates of the chips and film resistors, the substrate density, the seal perimeter and several multipliers. Some of the equations – such as the one indicating a temperature-dependence of the seal failure rate – have no physical basis. Therefore, the current effort has focused on simplifying the model while retaining reasonable accuracy. The new model presents the early life failure rate as being equal to the sum of the chip failure rates multiplied by π factors. The contributions due to wearout mechanisms are computed separately. The preliminary form of the model is therefore:

$$\lambda = [\lambda_C + \lambda_S] \pi_i \dots \pi_n \tag{4.4.1}$$

See Sections 4.1 - 4.3 for VLSI chip failure rate calculations and 4.5 for packaging models. For all other semiconductor devices, the models in MIL-HDBK-217E are to be used. The chip capacitor model in MIL-HDBK-217E is to be used also.

No contributions to the hybrid failure rate from resistors, either chip or substrate, are considered. These failure rates are considered insignificant based on failure analysis experience and the life test data available. Published data on field reliability for hybrids (a paper published in the 1984 ISHM Proceedings, "Demonstrated Field Failure Rate for Custom Hybrids" by Murphy and Sainer, page 95) showed the failure rates for chip and substrate resistors to be 0.0008 and 0.000053 failures per million hours at 99% C.L.

The π_G factor has been eliminated from the model. The additional process steps and handling that the die are exposed to during the construction of a hybrid compensate for any reduction in failure rate due to the absence of the discrete package.

The package failure rate, as explained in section 4.5, is comprised of a base failure rate and failure rates which represent several wearout mechanisms. The

base package failure rate for hybrids, λ_S , is represented as being equal to a percentage of the total failure rate. The basis for this is that several studies have shown that packaged related failures represent approximately 40% of the total hybrid failures. MDR 14, "Hybrid Circuit Data, Winter 79/80" lists 40.6% of the field failures and 45.2% of the equipment test failures as being caused by package related defects. The previously referenced paper, "Demonstrated Field Failure Rate for Custom Hybrids" lists 39% of the verified hybrid failures to be package related. Furthermore, 40% is consistent with the percentage of hybrid failures attributable to package failures at Westinghouse. If the percentage of package failures is represented as K, then

$$\lambda = \left[\lambda_{C} + \frac{K}{1-K} \lambda_{C} \right] \pi_{i} \dots \pi_{n}$$

$$= \left[\lambda_{C} \left(1 + \frac{K}{1-K} \right) \right] \pi_{i} \dots \pi_{n}$$

$$(4.4.2)$$

Since the system environment will accelerate the failure of devices with point defects, an environmental factor is necessary to modify the base package failure rate.

To determine the relationship between the portion of failures due to package defects and the application environment, the data in MDR-14 was grouped by the application environment. The results are shown in Table 4.4-3 below.

Table 4.4-3: MDR-14 Data Summary

APPLICATION ENVIRONMENT	PACKAGE DEFECTS	TOTAL ANALYZED DEFECTS	<u>K</u> 1-K	π _E (FROM SECTION 4.6.4)
AU	18	32	1.2	5.5
ΑI	5	10	1.0	4.4
GF	24	63	0.6	2.5

A relationship of $K=0.2~\pi_{\mbox{\footnotesize E}}$ was established by plotting the data. The general form of the model now becomes

$$\lambda = [\lambda_C (1 + .2 \pi_E)] \pi_i \dots \pi_n$$
 (4.4.3)

It is our experience that, excluding secondary failures and erroneous removals,

the majority of hybrid failures experienced during life testing and field usage are caused by process related defects such as die attach and wire bonding. Therefore, the sum of the chip and package failure rates are multiplied by factors which are related to the difficulty of the process (π_F) , the experience with the process (π_L) , and the degree of screening employed to remove process related defects (π_O) .

The final form of the model is

$$\lambda_{\mathsf{P}} = \left[\sum_{\mathsf{C}} \lambda_{\mathsf{C}} \left(1 + .2 \,\pi_{\mathsf{E}}\right)\right] \,\pi_{\mathsf{O}} \pi_{\mathsf{L}} \pi_{\mathsf{F}} \tag{4.4.4}$$

where:

 λ_C is the chip failure rate N_C is the number of each chip π_Q is the quality factor π_F is the circuit function factor π_I is the learning factor

The quality factor will be determined as detailed in section 4.6.1, the learning factor will be determined as detailed in section 4.6.2, and the function factor will be determined as detailed in section 4.6.3.

Additionally, the end of life package models of section 4.5 should be used to assess the mean time to failure (or cycles to failure) for the hybrid package, including the wirebonds, substrate and die attach, and hermeticity.

4.4.3 Chip Junction Temperature Calculation

Since the hybrid model is so heavily dependent upon the failure rates of the chips, it is imperative that the operating junction temperatures be calculated accurately. The best way to do this is through actual measurement (thermal survey) or finite element analysis, but this may not be practical for the reliability analyst. The following is a reasonable alternative for estimating the operating junction temperatures of the chips in a hybrid device.

A hybrid is normally made up of one or more substrate assemblies mounted within a sealed package. Each substrate assembly consists of active and passive chips with thick or thin film metallization mounted on the substrate, which in turn may have multiple layers of metallization and dielectric on the surface. Figure 4.4-1 is a cross-sectional view of a hybrid with a single multi-layered substrate. The layers within the hybrid are made up of various materials with different thermal characteristics. Table 4.4-4 provides a list of commonly used hybrid materials with typical thicknesses and corresponding thermal conductivities (K). The thermal resistance of each layer is determined by the expression.

$$\theta = (1/K)(L/A), \text{ where:} \tag{4.4.5}$$

θ is the thermal resistance of a layer in °C/Watt (°C/W).

K is the material thermal conductivity from Table 4.4-4 (or user provided).

L is the material thickness in inches from Table 4.4-4 (or user provided).

A is the top surface area of the chip (user provided).

An estimated thermal resistance value for junction to case $(\theta_{\rm JC})$ can be developed for each chip in the hybrid by summing the resistances of all the material layers of the hybrid structure from the chip down to the case:

$$\Theta_{JC} = \frac{\sum_{i=1}^{n} (1/K_i) L_i}{A},$$
 (4.4.6)

where n is the number of material layers. Then,

$$T_{J} = T_{C} + 0.9 (\Theta_{JC})(P_{D}), \text{ where}$$
 (4.4.7)

 $T_{\rm d}$ is the junction temperature of the chip (°C)

 T_{C} is the case temperature of the hybrid (°C)

 $\boldsymbol{\Theta}_{\mathrm{JC}}$ is defined as above (°C/W), and

 P_{D}^{-} is the power dissipated by the chip (W)

The factor of 0.9 in equation 4.4.7 represents the cosine of 26°. This angle accounts for the fact that the heat is not all conducted vertically from the chip to the case, but rather "spreads" radially as well as downward.

Figure 4.4-1




Table 4.4-4 Hybrid Materials

	1	TYPICAL	FEATURE FROM	K
MATERIAL	TYPICAL USAGE	THICKNESS (")	FIGURE 4.4-1	(W/°C-in)
		[1	
Silicon	chip device	0.01	(A	2.20
GaAs	chip device	0.007) A	0.76
Au Eutectic	chip attach	0.0001	В	6.91
Solder	chip/substrate attach	0.003	B/E	1.27
Epoxy (diel)	chip/substrate attach	0.0035	B/E	0.006
Epoxy	chip attach	0.0035	В	0.15
(conductive)		{	1	
Thick film	glass insulating	0.003	C	0.66
dielectric	layer			
Alumina	Substrate, MHP	0.025	J D	0.64
BeO	Substrate, PHP	0.025) D	6.58
Kovar	Case, MHP	0.02	F	0.425
Aluminum	Case, MHP	0.02	[F	4.58
Copper	Case, PHP	0.02	∤ F	9.96

4.5 FAILURE MECHANISMS OF MICROELECTRONIC PACKAGES

4.5.1 Introduction

The non-electrical failure mechanisms of a microelectronic device can be classified into package related failures, die failures and failures due to interconnects. Based on data from MDR-21, die failures constitute about 25-30% of the total failures, the package accounts for 40-50% of the failures, and interconnects involve 20-30% of the non-electrical failures in microelectronic packages.

In this section of this report we are concerned with package, interconnect and thermo-mechanical die, die attach and substrate attach failures. The package related failure sites include the package seal, package lid, package body, the lead frame, external leads and the package encapsulant. The die failure sites include the die, the die attach and the substrate attach. The interconnect failure sites include the wire, the wire bond and the conductor paths in the die and the substrate.

For simplicity we define all these failures as package failures. Package failures can be divided into two categories. The first includes failures that result from poorly controlled or poorly designed manufacturing processes. The second category consists of the failures caused during the normal operation of the device. This approach is justified when failures in the first category are removed during quality control inspection and screening processes. The package modeling effort has concentrated on the latter category, and the derived models are deterministic in nature.

In general, early and middle life failures are premature failures where causes can be "assigned" to specific defects or events. The early life failures typically exhibit a greater failure rate than do middle life failures. End of life failures are considered "common cause" failures. These failures are attributable to wire bond failure mechanisms, corrosion related failure mechanisms, and die attach related failure mechanisms.

MIL-HDBK-217E and its predecessors only consider assignable cause failures in the development of prediction models, since common cause failures do not typically occur within the life-times of military systems. The C_2 π_E term as presented in Table 5.1.2.7-6 of MIL-HDBK-217E will continue to be used for the early and middle life failure predictions for the different package types. In addition, the pin grid array (PGA) package has been added to this table under the column "Hermetic Dual-In Line Package (DIP) with Solder Weld Seal."

For the most part, the DIP pin counts are in the 14 to 18 leads range (80 percent of devices produced annually) with the balance going up to 64 leads. However, when more than 40 external pins are needed, the conventional DIP becomes impractical because of increased internal density, pin spacing, increased weight and thermal limitations. At this point, the PGA becomes more practical, typically having pin counts of 14 or more, with 128, 224 and 525 being common variants, reference [98].

The justification for including the PGA packages with the DIP and LCC packages may be reviewed in references [99 and 100]. Briefly, it has been observed that the PGA packages are on a par with the industry standard DIP as to reject rate and failure modes during equivalent environmental screening. Many thousands of these packages have been tested by several different vendors. The recorded data indicate that the same controls and assembly techniques used for DIP's have been successfully transferred to PGA's with similar reliable results. Furthermore, no new failure modes characteristic to these packages have emerged. The thermal performance (junction to case thermal resistance) of a PGA package is equal to or less than that for a DIP, when selected package material, chip attach material, and heatsink attach epoxy and heatsink configurations are employed. The use of "fin" heatsinks configurations and aluminum-filled heatsink-attach epoxy with a lower bulk thermal resistance have produced thermal resistances less than 6°C/watt in PGA applications.

Therefore, based on these facts it would appear that the logical choice is to include the PGA packages under the DIP column in the C_2 table.

In the following paragraphs we discuss the end of life, or wearout, failure mechanisms and failure life models for the package, the interconnects and the die due to mechanical, thermo-mechanical and other environmental stresses.

Mathematical models developed used material properties which were in some cases estimated due to lack of experimental data. The accuracy of the models can be improved by using properties obtained from more extensive experiments on the material properties.

The failure prediction models recommended in this report can be described in generic terms as power law relationships between the mean cycles to failure and the local state of stress/strain in the specimen. This approach can be implemented either for crack initiation, as in Basquin's or Coffin-Manson equations, or for fatigue crack propagation, as in Paris's power law. The latter method is preferred when the material is likely to experience brittle crack propagation. In either situation the stress amplitude in the specimen has to be monitored and expressed in terms of the fatigue life of the material. Estimating the stress amplitude in the specimen can be a non-trivial task and needs a numerical scheme such as the finite element method. However, since the aim of the failure models cited below is to identify simple closed-form expressions for quick, on-line stress/strain analysis and for fatigue failure predictions, only approximate models are presented, with appropriate simplifications. For more accurate stress analysis, the user will need to employ the finite element or other appropriate numerical methods.

It is reiterated at this point that the accuracy of all the models depends on the simplifying assumptions about the material properties and associated constitutive equations. Due to the lack of appropriate data on electronic materials, simplified linear elastic behavior has been assumed in many cases, and the temperature dependence of all the material properties is ignored. It is clearly understood that material property data is essential for accurate life predictions and it is recommended that an extensive experimental program be undertaken to determine all the required data.

4.5.1.1 Wire-Wire Bond Related Failure Mechanisms

Fatigue is the dominant phenomenon causing the failure of the wire bond during normal life of microelectronic devices. Temperature and electrical power cycling can induce failure of the bond due to flexure and shear fatigue.

Repeated flexure of the wire due to temperature cycling can cause cracking of the wire at the heel due to bending fatigue. The differential thermal expansion of the bond pad and the substrate can result in a detachment of the bond pad from the substrate or the cracking of the substrate as a result of stresses generated. The differential thermal expansion between the bond pad and the wire can cause shear fatigue of the bond pad resulting in detachment of the wire from the substrate or cratering of the substrate. In plastic encapsulated packages, differential thermal expansion between the encapsulant and the wire can cause axial fatigue of the wire, resulting in tensile fatigue failure of the wire.

4.5.1.2 Corrosion Related Failure Mechanisms

Moisture and other contaminants can ingress into a package through flaws in the construction material or permeation through the wall of the package. Moisture can also be inherently trapped in the cavity of the package before being sealed. An extreme drop in temperature will cause the sealed cavity to attain its dew point and the moisture can condense on the surface of the chip and the wire bond. The condensed vapor together with other ionic contaminants will form an electrolyte for the transfer of ions essential for the wet corrosion process to occur.

The use of a passivation layer on integrated circuits has greatly reduced the corrosion problem although an imperfect passivation layer would promote pitting and eventually lead to corrosion of the metallization. In addition, due to the necessity of wire bonding, bond pads remain unpassivated and consequently are exposed to the package environment. Bond wires and bonds between dissimilar metal bond wires and bond pads or lead frames are

especially susceptible to corrosive attack. In practice, the die and die attach are not significantly affected by corrosion.

4.5.1.3 Die Related Failure Mechanisms

Another failure site in the microelectronic packages is the die assembly consisting of the die, die attach and the substrate attach. The major concern here is the mechanical failure, fracture and fatigue of the die die attach and substrate attach. Thermal stresses are induced in the die, the substrate and the case as a result of temperature fluctuations. Typically, microcracks present on the top surface or edges of the die or the edges of the die attach or the substrate attach can propagate under the influence of thermal stresses produced due to temperature cycling. This can cause the failure of the die due to horizontal or vertical cracking. A vertical crack is the result of large tensile stresses in the central portion of the top surface of the die. A horizontal crack of the die is the result of high shear stresses at the edges of the die. A failure of the die attach or the substrate attach is often the result of the presence of voids or microcracks near the edges, which propagate towards the center resulting in failure of the attach.

The die attach and substrate attach models delineated herein assume that the attach failure occurs in the bulk of the attach material. Each attach material forms an adhesive bond to the adjacent layer, i.e., an adhesive bond is formed between the die and the die attach and between the substrate and the die attach. Similarly, adhesive bonds are formed between the substrate attach and the adjacent substrate and package base surfaces. Failure of these adhesive bonds is not addressed in this report because it is felt that such failures are fabrication process related and will be detected during screen testing.

4.5.2 Fatigue Failure Models of Wire and Wire Bonds

4.5.2.1 Description of the Models

Failure of the wire bond occurs predominantly as a result of fatigue caused by

repeated flexure of the wire, shear stresses generated between the bond pad and the wire and shear stresses generated between the bond pad and the substrate, all resulting from temperature or power cycling.

Flexure of the wire will produce stresses at the heel of the bond in the case of wedge bonds and stitch bonds. Reversals in the bending stresses cause the eventual fatigue (breakage) of the wire at the heel. Due to the absence of any reduced section on the ball bond, failure due to flexure is uncommon for the ball bonds.

Shear stresses between the bond pad and the substrate result from the differences in the coefficients of thermal expansion between the substrate and the bond pad. This in turn results in the eventual detachment of the bond pad from the substrate, an increase in the thermal resistance between the die and the substrate, or the cratering of the substrate.

Shear stresses between the wire and the bond pad result from the differential thermal expansion between the wire and the substrate.

In encapsulated packages, if the encapsulant is in contact with the wire, the differential thermal expansion between the encapsulant and the wire can cause axial fatigue of the wire. This failure mechanism will not occur in encapsulated packages with a low modulus buffer coating between the wire and the encapsulant.

The number of cycles to failure of the wires and wire bonds in a microelectronic package depends on the environmental conditions, the geometry of the wire bond and the materials of the substrate, wire and bond pad. The fatigue failure prediction models take into account the environmental conditions and the geometry of the bond, which is consistent with the fact that the number of failures vary with the environmental conditions to which the wire bond is subjected. The stresses generated are a function of the geometry of the wire bond, the temperature fluctuation and the material properties.

The development of the models for wire and wire bond failure mechanisms are more fully discussed in Appendix F.

4.5.2.2 Wire and Wire Bond Failure Models

As discussed in 4.5.2.1, models have been developed for one bond wire and two bond pad failure mechanisms, as follows:

(1) Bond Wire Flexure Fatigue

The model for the number of cycles to flexure fatigue failure is defined by equation F5.8 as follows:

$$N_{f(flex)} = A_1 (\varepsilon_f)^{n_1}$$
 (F5.8)

where:

 $N_{f(flex)}$ is the number of cycles to failure for the wire in flexure.

- A₁ is a material property dependent coefficient for the wire material obtained from Table 4.5-4.
- N_1 is a material property dependent exponent for the wire material obtained from Table 4.5-4.
- ϵ_f is the wire strain magnitude and is defined by equation F5.7a as follows:

$$\varepsilon_{f} = \frac{r}{35.1} \left[\frac{\cos^{-1}(0.966 (1 - (\alpha_{W} - \alpha_{S}) \Delta T))}{15} - 1 \right]$$
 (F5.7a)

where:

- r is the radius of the wire, mm.
- $\alpha_{_{\boldsymbol{W}}}$ is the coefficient of thermal expansion of the wire obtained from Table 4.5-1.
- α_s is the coefficient of thermal expansion of the substrate obtained from Table 4.5-2.

 ΔT is the temperature difference obtained from Table 4.5-17.

(2) Shear Fatigue at Bond Pad/Substrate Interface

The model for the number of cycles to shear fatigue failure is defined by equation F5.10 as follows:

$$N_{f(shear)s} = A_2(\varepsilon_{fs})^{n_2}$$
 (F5.10)

where:

 $N_{f(shear)s}$ is the number of cycles to failure in shear at the bond pad/substrate interface.

 A_2 is a material property dependent coefficient for the bond pad material obtained from Table 4.5-5.

 n_2 is a material property dependent exponent for the bond pad material obtained from Table 4.5-5.

 ϵ_{f} is the bond pad shear strain magnitude and is defined by equation F5.9 as follows:

$$\varepsilon_{fs} = K \Delta T$$
 (F5.9)

where:

K is a constant for a particular pad/substrate combination obtained from Table 4.5-6.

 ΔT is the temperature difference encountered, obtained from Table 4.5-17.

(3) Shear Fatigue at Bond Pad/Wire Interface

The model for the number of cycles to shear fatigue failure at the bond pad/wire interface is identical to the model for shear fatigue failure at the bond pad/substrate interface and is defined by equation F5.10 as follows:

$${}^{N}_{f(shear)w} = {}^{A_{2}(\varepsilon_{fs})^{n}_{2}}$$
 (F5.10)

where:

 $N_{f(shear)w}$ is the number of cycles to failure for the wire in shear at the bond pad/wire interface.

- A_2 is a material property dependent coefficient for the wire material obtained from Table 4.5-5.
- n_2 is a material property dependent exponent for the wire material obtained from Table 4.5-5.
- ε_{f} is the wire shear strain magnitude and is defined by equation F5.14 as follows:

$$\varepsilon_{fs} = (1/2) |\alpha_w - \alpha_s| \Delta T$$
 (F5.14)

where:

- $\alpha_{\rm W}$ is the coefficient of thermal expansion of the wire obtained from Table 4.5-1.
- α_{S} is the coefficient of thermal expansion of the substrate obtained from Table 4.5-2.
- ΔT is the temperature difference encountered by the component obtained from Table 4.5-17.
- 4.5.2.3 Application Examples for Wire/Wire Bond Failure Models

(1) Bond Wire Flexure Fatigue

(A) Assume a microcircuit with a Representative Microcircuit Configuration (RMC) as defined in paragraph 4.5.6 and used in a MIL-HDBK-217 ground-fixed (G_F) application environment. Then the mean number of cycles to failure due to bond wire flexure fatigue is found from equations F5.7a and F5.8, which are combined following:

$$N_{f(flex)} = A_1 \left\{ \frac{r}{35.1} \left[\frac{\cos^{-1}(0.966(1-(\alpha_w - \alpha_s)\Delta T))}{15} - 1 \right] \right\}^{n_1}$$
(F5.7a)

The variables in this equation are defined in paragraph 4.5.2.2(1) and data are obtained from the following sources:

VARIABLE	<u>VALUE</u>	UNITS	SOURCE
A ₁	3.9323×10^{-10}	N/A	Table 4.5-4
n,	-5.134	N/A	Table 4.5-4
r	1.6×10^{-2}	mm	RMC-Para 4.5.6
α_{W}	23.2×10^{-6}	m/m/°c	Table 4.5-1
ας	4.67 x 10 ⁻⁶	m/m/°c	Table 4.5-2
ΔΤ	55	°c	Table 4.5-17

Substituting in equations F5.7a and F5.8:

$$N_{f(flex)} = 3.9323 \times 10^{-2} \left\{ \frac{1.6 \times 10^{-2} \left[\cos^{-1}(0.966(1 - (23.2 \times 10^{-6} - 4.67 \times 10^{-6})55)) - 1 \right] \right\}^{5.134}}{35.1}$$

$$= 5.6 \times 10^{7} \left[\frac{\cos^{-1}(0.9650155011) - 1}{15} \right]^{-5.134}$$

$$= 2.357 \times 10^{17} \text{ cycles}$$

(B) Assume the same conditions as paragraph 4.5.2.3(1)(A) except bond wire diameter is 0.127mm (5 mils). Then $r = 0.127/2 = 6.35 \times 10^{-2}$ mm and all other variables remain the same. Substituting in equations F5.7a and F5.8:

$$N_{f(flex)} = 3.9323 \times 10^{-10} \left\{ \frac{6.35 \times 10^{-2} \left[\frac{\cos^{-1}(0.966(1 - (23.2 \times 10^{-6} - 4.67 \times 10^{-6})55)}{35.1} \right]_{-1}^{-5.134} \right\}$$

$$= 1.987 \times 10^{14} \text{ cycles}$$

(C) Assume the same conditions as 4.5.2.3(1)(8) except bond wire material is gold. Then $A_1 = 3.5844 \times 10^{-11}$ and $n_1 = -4.9828$ from Table 4.5-4, and all other variables remain the same. Substituting in equations F5.7a and F5.8:

$$N_{f(flex)} = 3.5844 \times 10^{-11} \left\{ \frac{6.35 \times 10^{-2}}{35.1} \left[\frac{\cos^{-1}(0.966(1 - (23.2 \times 10^{-6} - 4.67 \times 10^{-6})55)}{15})_{-1} \right] \right\}^{-4.9828}$$

$$= 3.636 \times 10^{12} \text{ cycles}$$

- (2) Bond Pad/Die Interface Shear Fatigue
- (A) Assume a microcircuit with a Representative Microcircuit Configuration (RMC) as defined in paragraph 4.5.6 and used in a MIL-HDBK-217 ground-fixed (G_F) application environment. Then the mean number of cycles to failure due to bond pad/die interface shear fatigue is found from equations F5.9 and F5.10, which are combined following:

$$N_{f(shear)s} = A_2 (K\Delta T)^{n_2}$$
 (F5.9 & F5.10)

The variables in this equation are defined in paragraph 4.5.2.2(2) and data are obtained from the following sources:

<u>VARIABLE</u>	VALUĒ	UNITS	SOURCE
A_2	4.3386×10^{-11}	N/A	Table 4.5-5
n ₂	-5.134	N/A	Table 4.5-5
ĸ	1.46 x 10 ⁻⁵	N/A	Table 4.5-6
ΔΤ	55	°c	Table 4.5-17

Substituting in equations F5.9 and F5.10:

$$N_{f(shear)s} = 4.3386 \times 10^{-11} (1.46 \times 10^{-5})(55))^{-5.134}$$

= 3.377 x 10⁵ cycles

(B) Assume the same conditions as paragraph 4.5.2.3(2)(A) except bond pad material is gold. then from Table 4.5-5, $A_2 = 4.2948 \times 10^{-12}$ and $n_1 = -4.9828$, and from Table 4.5-6, $K = 0.90 \times 10^{-5}$. All other variables remain the same. Substituting in equations F5.9 and F5.10:

$$N_{f(shear)s} = 4.2948 \times 10^{-12} (0.90 \times 10^{-5}(55))^{-4.9828}$$

= 1.268 x 10⁵ cycles

(3) Bond Pad/Wire Interface Shear Fatigue

(A) Assume a microcircuit with a Representative Microcircuit Configuration (RMC) as defined in paragraph 4.5.6 except wire material is gold. The device is used in a MIL-HDBK-217 ground-fixed (G_F) application environment. Then the mean number of cycles to failure is found from equations F5.10 and F5.14, which are combined following:

$${}^{N}_{f(shear)w} = {}^{A}_{2} \left[\begin{array}{c|c} \alpha_{w} - \alpha_{s} & \Delta T \\ \hline 2 \end{array} \right]^{n}_{2}$$
 (F5.10)

The variables in this equation are defined in paragraph 4.5.2.2(3) and data are obtained from the following sources:

VARIABLE	VALUE	<u>UNITS</u>	SOURCE
A ₂	4.2948 x 10 ⁻¹²	N/A	Table 4.5-5
n_2	-4.9828	N/A	Table 4.5-5
α _w	14.2×10^{-6}	m/m/°c	Table 4.5-1
ας	4.67×10^{-6}	m/m/°c	Table 4.5-2
ΔΤ	55	°c	Table 4.5-17

Substituting in equations F5.10 and F5.14:

$$N_{f(shear)w} = 4.2948 \times 10^{12} \left[\frac{14.2 \times 10^{-6} - 4.67 \times 10^{-6}}{2} \right]^{-4.9828}$$

= 3.014 x 10⁶ cycles

(B) Assume the same conditions as paragraph 4.5.2.3 except pad material is gold and wire material is aluminum. Then the following data is obtained:

VARIABLE	VALUE	UNITS	SOURCE
A ₂	4.3386 x 10 ⁻¹¹	N/A	Table 4.5-5
n_2^-	-5.134	N/A	Table 4.5-5
αw	23.2×10^{-6}	m/m/°C	Table 4.5-1
α _s	4.67×10^{-6}	m/m/°C	Table 4.5-2

Substituting in equations F5.10 and F5.14:

$$N_{f(shear)w} = 4.3386 \times 10^{-11} \left[\frac{23.2 \times 10^{-6} - 4.67 \times 10^{-6}}{2} \right]^{-5.134}$$

= 3.488 x 10⁶ cycles

4.5.2.4 Evaluation

The results from the application examples given in paragraph 4.5.2.3 are summarized following:

FAILURE MECHANISM	MICROCIRCUIT	CONFIGURATION*	Nf (cycles)
Bond Wire	RMC		2.4 x 10 ¹⁷
Flexure	RMC except:	5 mil bond wire	2.0 x 10 ¹⁴
Fatigue		5 mil bond wire gold bond wire	3.6 x 10 ¹²
Bond Pad/Die	RMC		3.4 x 10 ⁵
Interface Shear Fatigue	RMC except:	gold bond pad	1.3 x 10 ⁵
Bond Pad/Wire	RMC except:	gold bond wire	3.0 x 10 ⁶
Interface		gold bond pad	
Shear Fatigue			
*RMC is defined in paragraph 4.5.6			

^{*}RMC is defined in paragraph 4.5.6

These failure predictions are consistent with the fact that flexure failures are less often seen as compared to the failures do to shear fatigue.

Nevertheless, this does not rule out the possibility of failure due to flexure. Given a different set of environmental conditions, flexure could be the dominant mechanism, since the stress due to flexure depends not only on the temperature conditions and the materials in consideration but also on the geometry of the bond wire e.g. wire diameter, radius of curvature at the bond, the angle of the bond wire with the substrate, etc. Therefore, a change in wire diameter for the same environmental conditions may cause an increase in the flexure stresses without significantly changing the shear fatigue stresses. The relative importance of each of these failure mechanisms is subject to the various factors on which each of the mechanisms depend.

From the summary table it is seen that the bond pad material has negligible effect on the bond pad/die interface shear fatigue mechanism. This supports existing knowledge gained from failure analysis that the failure usually occurs in the bulk die material immediately below the pad due to bulk defects in the die acting as failure initiation sites.

The bond pad/wire interface shear fatigue mechanism can occur only when the pad and the wire are of dissimilar materials. The summary table shows that the choice of material for either member has little effect on life when the same two materials are paired.

4.5.3 <u>Failure Models for the Die, Die Attach and Substrate Attach, Fracture</u> and Fatigue

4.5.3.1 Description of the Models

The die attach unit of microelectronic component packages consists of the die or chip and the substrate and the case, which are usually made of different materials and therefore have different thermal expansion coefficients. During environmental thermal and power cycling, as the temperature fluctuates, longitudinal and shear stresses are introduced in the package.

Microcracks are typically introduced in the die during manufacturing operations and are present at the edges of the die. If a microcrack is large enough, i.e. if it is equal to or greater than a critical crack size, the die may fail in the first power cycle. If the microcrack is less than the critical crack size, then during temperature cycling, it may propagate and eventually the die would fail when this crack reaches the critical size.

Different thermal expansion coefficients of the die, substrate and case and the presence of edge voids in the attach materials introduce high stresses and are responsible for the failure of the die attach and the substrate attach. The voids in the attach materials may act as microcracks, which may propagate during temperature cycling and eventually cause delamination of the die or the substrate.

A fracture mechanics approach is taken to calculate the critical crack size in the die. If the initial crack size is smaller than the critical crack size then Paris's power law of fatigue crack propagation is used to calculate the number of cycles for the crack to grow to critical size. The die attach and substrate attach materials fail by ductile mechanisms and hence the linear elastic fracture mechanics (LEFM) approach is not appropriate in this situation. The Manson-Coffin relationship is used therefore, to calculate the number of cycles to failure in die attach and substrate attach.

The development of the models for die, die attach and substrate attach fracture and fatigue are more fully discussed in appendix G.

4.5.3.2. Die, Die Attach and Substrate Attach Failure Models

As discussed in 4.5.3.1, models have been developed for die brittle cracking, die fatigue cracking, die attach fatigue and substrate attach fatigue and fatigue failure mechanisms, as follows:

(1) Die Brittle Cracking

Brittle failure of a die with a vertical edge crack can occur upon first application of thermomechanical stress when the criterion defined in equation G.4 is satisfied:

$$a_i \ge a_c$$
 (G.4)

where

a, is the initial crack length, meters

a_c is the critical crack length, meters, required to cause rapid propagation of the crack through the die, and is defined by equation G.5 as follows:

$$a_{C} = \frac{\kappa_{IC}^{2}}{\pi \sigma_{app}^{2}}$$
 (G.5)

where

 K_{IC} is the fracture toughness of the die material obtained from Table 4.5-7.

σ_{app} is the maximum applied tensile stress in the die and is defined by equation G.6 as follows:

$$\sigma_{app} = 2 \times 10^{-7} \mid \alpha_s - \alpha_d \mid \Delta T \sqrt{E_s E_a L/x}$$
 (G.6)

where

 $\alpha_{\rm S}$ is the coefficient of thermal expansion of the substrate to which the die is mounted, obtained from Table 4.5-9.

 α_d is the coefficient of thermal expansion of the die obtained from Table 4.5-7.

 ΔT is the temperature difference encountered, obtained from Table 4.5-17.

 E_s is the tensile (Young's) modulus of the substrate obtained from Table 4.5-9.

 E_a is the tensile (Young's) modulus of the die attach obtained from Table 4.5-8.

x is the die attach thickness, meters obtained from Table 4.5-18.

L is the diagonal length of the die, meters, and may be approximated by equation G.7 as follows:

$$L = 1.5 \times 10^{-3} + 1.0 \times 10^{-4} P \tag{G.7}$$

where P is the number of active pin terminals in the microcircuit.

(2) Die Fatigue Cracking

The model for the number of cycles to die fatigue cracking failure is defined by equation G.10e as follows:

$$N_{f} = \frac{2}{(n-2) A \sigma_{app} \pi} \begin{vmatrix} -\frac{1}{((n-2)/2)} - \frac{1}{((n-2)/2)} \\ -a_{i} & a_{f} \end{vmatrix}$$
(G.10e)

where

 ${\rm N}_{\rm f}$ is the number of cycles to die fatigue cracking failure.

n is a material property dependent exponent for the die material obtained from Table 4.5-7.

A is a material property dependent coefficient for the die material obtained from Table 4.5-7.

a, is the initial crack length, meters

 a_{f} is the final crack length at failure, meters

MIL-STD-883, Method 2010 visual criteria for die cracks prohibits any surface cracks in an active circuit area of the die and prohibits any edge cracks with a total length greater than tabulated below, or edge cracks with a total length greater than tabulated below, or edge cracks of lesser length that extend more than 1 mil past the scribe grid line along the die edge:

Quality Level	<u> Maximum Crack Length</u>
В	5 mils
S	3 mils

It can be expected than any population of microcircuit dice will contain a

proportion of cracks up to the limit of acceptability. It can be further expected that these cracks will propagate during operational use of the completed microcircuits due to thermomechanically induced stress. The increase in crack length required for an allowable crack to enter active areas of the die and cause failure will vary depending upon the inital directional orientation of the crack and its proximity to the die active area pattern geometry. It is believed that it is conservative to assume that crack propagation to a total length of 15 mils is the maximum that can be permitted before penetration of an active area is imminent. From the visual acceptance criteria and this assumption, appropriate values for a, and a_f are proposed as follows:

Quality Level
$$\frac{a_i}{B}$$
 $\frac{a_f}{1.3 \times 10^{-4} \text{m (5 mils)}}$ $\frac{3.8 \times 10^{-4} \text{m (15 mils)}}{3.8 \times 10^{-4} \text{m (15 mils)}}$

(3) Die Attach Fatigue

The model for the number of cycles to die attach fatigue failure is defined by equations G.11 and G.12 which are combined as follows:

$$N_f = 0.5 \left| \frac{L |\alpha_S - \alpha_d| \Delta T}{x y_f} \right|^{1/c}$$
 (G.11) & (G.12)

where:

 $N_{\mbox{\scriptsize f}}$ is the number of cycles to die attach fatigue failure.

 α_{S} is the coefficient of thermal expansion of the substrate obtained from Table 4.5-9.

 α_{d} is the coefficient of thermal expansion of the die obtained from Table 4.5-7.

 ΔT is the temperature difference encountered, obtained from Table 4.5-17.

x is the height of die attach, meters, obtained from Table 4.5-18.

 γ_{f} is the fatigue ductility coefficient (defined as the shear strain required to cause failure in one load reversal) obtained from Table 4.5-8.

- c is the Manson-Coffin fatigue exponent (slope of low cycle fatigue curve of log shear strain vs. log cycles to failure) obtained from Table 4.5-8.
- L is the diagonal length of the die, meters, and may be approximated by equation G.7 as follows:

$$L = 1.5 \times 10^{-3} + 1.0 \times 10^{-4} P \tag{G.7}$$

where P is the number of active pin terminals in the microcircuit.

(4) Substrate Attach Fatigue

The model for the number of cycles substrate attach fatigue failure is similar to the die attach fatigue failure model and is defined by equation (G.13) as follows:

$$N_{f} = 0.5 \begin{bmatrix} L_{s} & \alpha_{c} - \alpha_{s} & \Delta T \\ X_{sa} & Y_{f} \end{bmatrix} 1/c$$
 (G.13)

where:

- L_{c} is the diagonal length of substrate, meters.
- $\alpha_{\text{C}}^{}$ is the coefficient of thermal expansion of the case obtained from Table 4.5-10.
- α_{S} is the coefficient of thermal expansion of the substrate obtained from Table 4.5-9.
- ΔT is the temperature difference encountered obtained from Table 4.5-17.
- x_{sa} is the thickness of the substrate attach, meters obtained from Table 4.5-18.
- Yf is the fatigue ductility coefficient of substrate attach

 (defined as the shear strain required to cause failure in one load reversal) obtained from Table 4.5-8
- c is the Manson-Coffin fatigue exponent (slope of low cycle fatigue curve of log shear strain vs. log cycles to failure) obtained from Table 4.5-8

4.5.3.3 Application Examples for the Die, Die Attach and Substrate Attach Failure Models.

(1) Die Brittle Cracking

(A) Assume a microcircuit with a Representative Microcircuit Configuration (RMC) as defined in paragraph 4.5.6 and use in a MIL-HDBK-217 ground-fixed (G_F) application environment. Brittle failure of a die will occur upon first application of thermomechanical stress if criterion equation G.4 is satisfied. Evaluation of this criterion requires solution of equations G.5 and G.6, which are combined following:

$$a_{c} = \frac{\kappa_{IC}^{2}}{\pi(2 \times 10^{-7} | \alpha_{s} - \alpha_{d} | \Delta T \sqrt{E_{s}E_{a} L/x})^{2}}$$
(G.5 & G.6)

The variables in this equation are defined in paragraph 4.5.3.2(1) and data are obtained from the following sources:

VARIABLE	VALUE	UNITS	SOURCE
KIC	0.82	M Pa √m	Table 4.5-7
ας	7.3×10^{-6}	m/m/°c	Table 4.5-9
_	4.67×10^{-6}	m/m/°c	Table 4.5-7
E c	255 x 10 ⁹	Pa	Table 4.5-9
αd Es Ea	2.8 x 10 ⁹	m	RMC
X	5.1 x 10 ⁻⁵	m	RMC
ΔΤ	55	°C	Table 4.5-17
L	3.22×10^{-3}	m	RMC

Substituting in equations G.5 and G.6:

$$a_{c} = \frac{(0.82)^{2}}{\pi(2\times10^{-7}|7.3\times10^{-6}-4.67\times10^{-6}|(55)\sqrt{(255\times10^{9})(2.8\times10^{9})(3.22\times10^{-3})5.1\times10^{-5})^{2}}}$$

$$= \frac{0.6724}{\pi(37.7295)} = 5.673 \times 10^{-3} \text{m} (223 \text{ mils})$$

From the specified MIL-STD-883 quality level for the RMC it is found from paragraph 4.5.3.1(2) in the discussion following equation G.10e that $a_i = 1.3 \times 10^{-4} \text{m}$ (5 mils). Applying the criterion equation G.4:

$$a_i \geq a_c$$
 (G.4)

Substituting in equation G.4:

$$1.3 \times 10^{-4} < 5.673 \times 10^{-3}$$

Hence, die brittle cracking will not occur.

(B) Assume the same conditions as 4.5.3.3(1)(A) ewxcept the die attach material is Au-Si eutectic and the die diagonal length is 0.01m (400 mils) and all other variables remain the same. Then from Table 4.5-18, $x = 2.5 \times 10^{-6}m$ (0.1 mil) and from Table 4.5-8, $E_a = 59.2 \times 10^9$ Pa. Substituting in equations G.5 and G.6:

$$a_{c} = \frac{(0.82)^{2}}{[(2x10^{-7}|7.3x10^{-6}4.67x10^{-6}|(55)\sqrt{(255x10^{9})(59.2x10^{9})(1x10^{-2})/(2.5x10^{-6}))^{2}}$$

$$= \frac{0.6724}{\pi(50538)} = 4.235 \times 10^{-6} \text{m (0.17 mils)}$$

Substituting in criterion equation G.4:

$$1.3 \times 10^{-4} > 4.2 \times 10^{-6}$$

Hence, die brittle cracking will occur upon first application of thermomechanical stress (provided a maximum acceptable size crack from MIL-STD-883 visual criteria is present).

(2) Die Fatigue Cracking

(A) Assume a microcircuit with a Representative Microcircuit Configuration (RMC) as defined in paragraph 4.5.6 and use in a MIL-HDBK-217

ground-fixed (G_F) application environment. Then the mean number of cycles to failure due to die fatigue cracking is found from equation G.10e:

$$N_{f} = \frac{2}{(n-2)A \sigma_{app}} \prod_{n = 1}^{n} \frac{1}{a_{i}} - \frac{1}{a_{f}} ((n-2)/2) - \frac{1}{a_{f}} ((n-2)/2)$$
 (G.10e)

where $\sigma_{\mbox{\scriptsize app}}$ is found from equation G.6:

$$\sigma_{app} = 2 \times 10^{-7} |\alpha_{S} - \alpha_{d}| \Delta T \sqrt{E_{S} E_{a} L/x}$$
 (G.6)

The variables in these equations are defined in paragraphs 4.5.3.2(1) and 4.5.3.2(2) and data are obtained from the following sources:

VARIABLE	VALUE	UNITS	SOURCE
n	4	N/A	Table 4.5-7
Α	1 x 10 ⁻¹²	N/A	Table 4.5-7
a ;	1.3×10^{-4}	m	RMC
^a f	3.8×10^{-4}	m	Para 4.5.3.2(2)
K _{IC}	0.82	M Pa √m	Table 4.5-7
α_{ς}	7.3 x 10 ⁻⁶	m/m/°C	Table 4.5-9
α_{d}	4.67×10^{-6}	m/m/°C	Table 4.5-7
E	255 x 10 ⁹	Pa	Table 4.5-9
Ea	2.8 x 10 ⁹ _	Pa	Table 4.5-8
x	5.1 x 10 ⁻⁵	m	RMC
L	3.22×10^{-3}	m	RMC
ΔΤ	55	°C	Table 4.5-17

Substituting in equation G.6:

$$\sigma_{\text{app}} = 2x10^{-7} | 7.3x10^{-6} - 4.67x10^{-6} | (55)\sqrt{(255x10^9)(2.8x10^9)(3.22x10^{-3})/(5.1x10^{-5})}$$

$$= 6.142 \text{ MPa}$$

Applying this result to equation G.10e:

$$N_{f} = \frac{2}{(2)(1 \times 10^{-12})(6.142)^{4} \pi^{2}} \frac{[1 \times 10^{-4}]}{1.3 \times 10^{-4}} - \frac{1}{3.8 \times 10^{-4}}]$$

$$= 3.603 \times 10^{11} \text{ cycles}$$
(G.10e)

(B) Assume the same conditions as paragraph 4.5.3.3(2)(A) except the die attach material is Au-Si eutectic and the die diagonal length is 1 x 10^{-2} m (400 mils) and all other variables remain the same. Then from Table 4.5-18, x = 2.5 x 10^{-6} m (0.1 mil) and from Table 4.5-8, E_a = 59.2 x 10^{9} MPa. Substituting in equation G.6:

$$\sigma_{app} = 2x10^{-7} |7.3x10^{-6} - 4.67x10^{-6}| (55) \sqrt{(255x10^9)(59.2x10^9)(1x10^{-2})/(2.5x10^{-6})}$$

$$= 212.5 \text{ MPa}$$

Applying this result to equation G.10e:

$$N_{f} = \frac{2}{(2)(1 \times 10^{-12})(212.5)^{4} \pi^{2}} \frac{1}{1.3 \times 10^{-4}} - \frac{1}{3.8 \times 10^{-4}}$$

$$= 2.515 \times 10^{5} \text{ cycles}$$

(C) Assume the same conditions as paragraph 4.5.3.3(2)(B) except the MIL-STD-883 quality level is Class S. This implies that $a_i = 7.6 \times 10^{-5} \text{m}$ (3 mils) and all other variables remain the same. Applying the previous result for equation G.6 and substituting in equation G.10e:

$$N_{f} = \frac{2}{(2)(1 \times 10^{-12})(212.5)^{4} \Pi^{2}} \frac{1}{7.6 \times 10^{-5}} - \frac{1}{3.8 \times 10^{-4}}$$
$$= 5.230 \times 10^{5} \text{ cycles}$$

- (3) Die Attach Fatigue
- (A) Assume a microcircuit with a Representative Microcircuit Configuration (RMC) as defined in paragraph 4.5.6 and used in a MIL-HDBK-217 ground-fixed (G_F) application environment. Then the mean number of cycles to failure due to die attach fatigue is found from equations G.11

and G.12, which are combined following:

$$N_{f} = \frac{1}{2} \left[\frac{L|^{a}s - ^{a}d| \Delta T}{x \gamma_{f}} \right]^{1/c}$$

$$(G.11)$$
&
$$G.12)$$

The variables in this equation are defined in paragraph 4.5.3.2(3) and data are obtained from the following sources:

VARIABLE	VALUE	UNITS	SOURCE
L	3.22×10^{-3}	m	RMC
α_{ς}	7.3×10^{-6}	m/m/°c	Table 4.5-9
$\alpha_{\sf d}$	4.67 x 10 ⁻⁶	m/m/°c	Table 4.5-7
ΔΤ	55	°C	Table 4.5-17
X	5.1 x 10 ⁻⁵	m	RMC
Ϋ́f	1.1	N/A	Table 4.5-8
c '	-0.49	N/A	Table 4.5-8

Substituting in equations G.11 and G.12:

$$N_{f} = \frac{1}{2} \left[\frac{(3.22 \times 10^{-3}) \left[7.3 \times 10^{-6} - 4.67 \times 10^{-6} \right] (55)}{(5.1 \times 10^{-5})(1.1)} \right]^{1/-0.49}$$

$$= 8.820 \times 10^{3} \text{ cycles}$$

(B) Assume the same conditions as paragraph 4.5.3.3(3)(A) except the die attach material is Au-Si eutectic, and all other variables remain the same. Then from Table 4.5-18, $x = 2.5 \times 10^{-6} \text{m}$ (0.1 mil). Substituting in equations G.11 and G.12:

$$N_{f} = \frac{1}{2} \left[\frac{(3.22 \times 10^{-3}) | 7.3 \times 10^{-6} - 4.67 \times 10^{-6} | (55)}{(2.5 \times 10^{-6})(1.1)} \right]^{1/-0.49}$$
= 19 cycles

(4) Substrate Attach Fatigue

(A) Assume a hybrid microcircuit used in a MIL-HDBK-217 ground-fixed (G_F) application environment with the following configuration:

Package Material — Copper

Substrate Material — Alumina Ceramic

Substrate Attach — Au-Si eutectic

Substrate Size $-1.91 \times 10^{-2} \text{m square}$ (.75 in square)

Then the mean number of cycles to failure due to substrate attach fatigue is found from equation G.13:

$$N_{f} = \frac{1}{2} \left[\frac{L_{s} \left| \alpha_{c} - \alpha_{s} \right| \Delta T}{x_{sa} \gamma_{f}} \right]^{1/c}$$
 (G.13)

The variables in this equation are defined in paragraph 4.5.3.2(4) and data are obtained from the following sources:

VARIABLE	VALUE	<u>UNITS</u>	SOURCE	
L _s	2.7×10^{-2}	m	configuration:	$(\sqrt{2} (1.91 \times 10^{-2}))$
ας	16.9×10^{-6}	m/m/°c	Table 4.5-10	
α S ΔΤ	7.3 x 10^{-6}	m/m/°c	Table 4.5-9	
ΔΤ	55	°c	Table 4.5-17	
x sa	2.5 x 10 ⁻⁶	m	Table 4.5-18	
Y _f	1.1	N/A	Table 4.5-8	
c ·	-0.49	N/A	Table 4.5-8	

Substituting in equation G.13:

$$N_{f} = \frac{1}{2} \left[\frac{(2.7 \times 10^{-2}) | 16.9 \times 10^{-6} - 7.3 \times 10^{-6} | (55)}{(2.5 \times 10^{-6})(1.1)} \right]^{1/-0.49}$$
= 1.7 x 10⁻² cycles i.e. will not survive the first thermal cycle.

(B) Assume the same conditions as paragraph 4.5.3.3(4)(A) except the die attach material is 70-30 In-Pb solder, and all other variables remain the

same. Then from Table 4.5-18, $x_{sa} = 1.5 \times 10^{-4} \text{m}$ (6 mils). Substituting in equation G.13:

$$N_{f} = \frac{1}{2} \left[\frac{(2.7 \times 10^{-2})[16.9 \times 10^{-6} - 7.3 \times 10^{-6}](55)}{(1.5 \times 10^{-4})(1.1)} \right]^{1/-0.49}$$
= 74 cycles

(C) Assume the same conditions as paragraph 4.5.3.3(4)(A) except the package material is Kovar, and all other variables remain the same. Then from Table 4.5-10, $\alpha_{\rm C}=5.2\times10^{-6}$ m/m/°c. Substituting in equation G.13:

$$N_{f} = \frac{1}{2} \left[\frac{(2.7 \times 10^{-2}) |5.2 \times 10^{-6} - 7.3 \times 10^{-6}|(55)}{(2.5 \times 10^{-6})(1.1)} \right]^{1/-0.49}$$

$$= 3.9 \times 10^{-1} \text{ cycles i.e. will not survive the first thermal cycle.}$$

(D) Assume the same conditions as paragraph 4.5.3.3(4)(A) except the package material is Kovar and the die attach material is 70-30 In-Pb solder, and all other variables remain the same. Then from Table 4.5-10, $\alpha_{\rm C}=5.2\times10^{-6}$ m/m/°c and from Table 4.5-18, $x_{\rm Sa}=1.5\times10^{-4}$ m (6 mils). Substituting in equation G.13:

$$N_{f} = \frac{1}{2} \left[\frac{(2.7 \times 10^{-2})|5.2 \times 10^{-6} - 7.3 \times 10^{-6}|(55)}{(1.5 \times 10^{-6})(1.1)} \right]^{1/-0.49}$$

$$= 1646 \text{ cycles}$$

(E) Assume the same conditions as paragraph 4.5.3.3(4)(D) except the substrate size is $1.27 \times 10^{-2} \text{m}$ square (0.5 in square). Then $L_S = \sqrt{2}(1.27 \times 10^{-2}) = 1.8 \times 10^{-2} \text{m}$. Substituting in equation G.13: $N_F = \frac{1}{2} \left[\frac{(1.8 \times 10^{-2})|5.2 \times 10^{-6} - 7.3 \times 10^{-6}|(55)}{(1.5 \times 10^{-4})(1.1)} \right]^{1/-0.49} = 3765 \text{ cycles}$

4.5.3.4 Evaluation

The results from the application examples given in paragraph 4.5.3.3 are summarized following:

FAILURE MECHANISM	MICROCIRCUIT CONFIGURATION*	Nf (cycles)
Die Brittle	RMC	Note 1
Cracking	RMC except: Au-Si eutectic : die attach : L = 1 x 10 ⁻² (400 mils)	Note 2
Die Estique	RMC	3.6 x 10 ¹¹
Die Fatigue Cracking	RMC except: Au-Si eutectic die attach : L = 1 x 10 ⁻² m(400mils)	2.5 x 10 ⁵
	RMC except: Au-Si eutectic die attach : L = 1 x 10 ⁻² m(400 mils) : MIL-STD-883, Class S	5.2 x 10 ⁵
Die Attach	RMC	8.8 x 10 ³
Fatigue		19
	Case: Cu; Substrate: Al ₂ O ₃ Substrate Attach: Au-Si eutectic Substrate size: l.91 x 10 ⁻² m square (.75 in square)	
Substrate		74
Attach	solder attach	
Fatigue	Same except Kovar case	will not surive first cycle
	Same except Kovar case, 70–30 In-Pb solder attach	1646
	Same except Kovar case, 70-30 In-Pb solder attach, substrate 1.3 x 10 ⁻² m square substrate (0.5 in square)	3765

^{*}RMC is defined in paragraph 4.5.6

Note 1. Die brittle cracking will not occur.
2. Die brittle cracking during first thermal cycle will occur.

From the summary table it is clear that the microcircuit designer's choice of materials, fabrication processes and geometry strongly influence the presence and severity of the failure mechanisms considered in this section.

Die brittle cracking is not normally seen in typical microcircuits. However, it could become a frequently occurring problem if the trend to larger die sizes is accompanied by the use of thin layer eutectic attach materials. Thick layer attach materials are preferable for larger die sizes.

Die fatigue cracking is rarely experienced in most current production microcircuits. However, mean cycle life can be reduced by 6 or more orders of magnitude if the trend to larger die sizes is accompanied by the use of thin layer eutectic atach materials. It is noted that upgrading the quality level from MIL-STD-883, Class B to Class S has negligible effect on life cycle improvement.

Die attach fatigue is frequently seen in power microcircuits and hybrids, and will become of greater prevalence if thin layer eutectic attach materials are employed. This failure mechanism frequency can be reduced by using thick layer low modulus of elasticity attach materials.

Substrate attach fatigue is found only in hybrid or multi-chip microcircuits where microcircuit components are mounted on substrates. The summary table deomonstrates the extreme importance of evaluation of package materials and substrate attach materials to optimize mean cycles to failure. Additionally, this mechanism can be further reduced by the strategy of using several smaller substrates in lieu of a single large substrate.

4.5.4 Failure Models of Metallization and Wire Bond Corrosion

4.5.4.1 Description of Models

The time to failure of a microelectronic package due to corrosion is dependent upon the package type, corroding material, and environmental conditions. The

package type is defined in terms of package geometry, encapsulating materials and lid and lead seals. These attributes together with the environmental conditions (relative humidity and temperature) determine the rate of moisture ingress, hermeticity and the moisture induction time for the package. The properties of the corroding material, contaminant and condensed moisture will control the rate of the corrosion process. For example, corrosion is less likely to occur in a cool, dry environment while a hot and humid environment will shorten the induction time and promote the galvanic transfer of ions for the corrosion process.

As the temperature increases, the rate of moisture ingress increases which leads to a shorter induction time. However, if the microelectronic device is electrically activated such that the temperature surrounding a potential corroding material is high enough to prevent moisture condensation, then corrosion will not occur. Thus the non-operating environment of the package is more severe than the operating environment for the corrosion failure mechanism.

The induction time between hermetic and non-hermetic packages can differ by four orders of magnitude. However, with new encapsulating package materials, such differences are being minimized and permeation is playing a smaller role on moisture ingression as compared to moisture flow.

Corrosion of metallization and bonding materials occurs predominantly on aluminum subjected to a chlorine or other halogen ionic contaminant. However, as the component dimensions are miniaturized and the current densities are increased, even gold will corrode provided there is an electrolyte for galvanic transfer. Furthermore a high quality and contaminant-free passivation layer can extend the time to failure by as much as 4 orders of magnitude compared to an unprotected counterpart.

The development of the model for corrosion induced failure is more fully discussed in Appendix H.

4.5.4.2 Metallization and Wire Bond Corrosion Failure Models

As discussed in 4.5.4.1, models have been developed for conductor metallization and bond pad corrosion failure. The total time to corrosion failure is the sum of two terms as defined by equation (H2.1):

$$\tau = \tau_1 + \tau_2 \tag{H2.1}$$

where

- τ is the time to corrosion failure.
- τ_{\parallel} is the induction time necessary for the internal package volume to reach the threshold moisture content to support the corrosion process.
- τ_2 is the time required for the corrosion process to terminate in failure.

In Appendix H it is shown that $\tau_2 >> t_1$. Therefore, the total time to corrosion failure can be effectively approximated by equation (H2.1a), as follows:

$$\tau = \tau_2 \tag{H2.1a}$$

It is useful to evaluate t_1 to compare the effect of varying package leak rates for hermetically sealed packages, or to compare the effectiveness of alternate encapsulation materials for a non-hermetic package. Figure 4.5-2 delineates τ_1 for hermetic packages as a function of the package volume and the allowable leak rate of the package from MIL-STD-883. The induction time for a non-hermetic package is defined by equation (H2.2) as follows:

$$\tau_{1}(\text{non-hermetic}) = \frac{12L^{2}}{\pi^{2}D}$$
 (H2.2)

where:

L is the effective thickness of the package barrier between the microcircuit and the external ambient, cm, which may be approximated by one-half of the overall package thickness.

D is the permeability of the encapsulant material, cm^3 - cm/cm^2 -sec-bar (i.e. cubic centimeter volume of permeant at standard temperature and pressure per square centimeter of barrier area per second bar differential pressure across the barrier per centimeter of barrier thickness).

The two principal sites for corrosion failure are discussed below.

(1) Conductor Metallization Corrosion Failure

The model for the time required for conductor metallization failure is defined by equation (H3.8).

$$\tau_{2m} = 8 \times 10^{11} \frac{k_1 k_2 k_3}{k_4} \frac{w^2 hnd\rho}{MV}$$
 (sec) (H3.8)

where:

 $\tau_{2\,\text{m}}$ is the time to failure for conductor metallization, seconds.

 k_1 is the physical properties index of the conductor material obtained from Table 4.5-12.

 k_2 is the coating integrity factor obtained from Table 4.5-13.

 k_3 is the equipment operating time factor obtained from Table 4.5-14.

k₄ is the temperature-humidity environment acceleration factor obtained from figure 4.5-1.

w is the width of the conductor metallization, cm.

h is the height of the conductor metallization, cm.

n is the chemical valence of the conductor material obtained from Table 4.5-12.

d is the density of the conductor material obtained from Table 4.5-12.

M is the atomic weight of the conductor material obtained from Table 4.5-12

y is the applied or galvanic electrical bias, volts, chosen as described in Table 4.5-16.

ρ is the resistivity of the electrolyte, ohm-cm, Table 4.5-15.

(2) Bond Pad Corrosion Failure

The model for the time required for bond pad metallization failure is defined by equation (H3.10) as follows:

$$\tau_{2W} = 8 \times 10^{11} \frac{k_1 k_2 k_3}{k_4} \frac{V_{C}^{nd\rho}}{MV}$$
 (H3.10)

where:

 $\tau_{2\text{W}}$ is the time to failure for conductor metallization, seconds.

k₁ is the physical properties index of the bond pad material obtained from Table 4.5-12.

 k_2 is the coating integrity factor obtained from Table 4.5-13, which for an uncoated bond pad is equal to unity.

 k_2 is the equipment operating time factor obtained from Table 4.5-14.

k₄ is the temperature-humidity environment acceleration factor obtained from Figure 4.5-1.

 V_C is the bond pad volume, cm³, obtained from Table 4.5-11.

n is the chemical valence of the anodic member of the bond pad/bond wire combination, obtained from Table 4.5-16 and 4.5-12.

d is the density of the anodic member of the bond pad/bond wire combination, obtained from Tables 4.5-16 and 4.5-12.

M is the atomic weight of the anodic member of the bond pad/bond wire combination, obtained from Tables 4.5-16 and 4.5-12.

V is the applied or galvanic electrical bias, volts, chosen as described in Table 4.5-16.

 ρ is the resistivity of the electrolyte, ohm-cm, obtained from Table 4.5-15.

4.5.4.3 Application Examples for Conductor and Bond Pad Metallization Corrosion Failure Models

(1) Conductor Metallization Corrosion

(A) Assume a microcircuit with a Representative Microcircuit Configuration

(RMC) as defined in 4.5.6 and used in a MIL-HDBK-217 ground-fixed (G_F) application environment in which the equipment is operated an average of three hours per day. Then the mean time to failure due to conductor metallization corrosion is found from equation H3.8:

$$\tau_{2m} = 8 \times 10^{11} \frac{k_1 k_2 k_3}{k_4} \frac{w^2 hnd\rho}{MV}$$
 (H3.8)

The variables in this equation are defined in paragraph 4.5.4.2(1) and data are obtained from the following sources:

<u>VARIABLE</u>	VALUE	UNITS	SOURCE
k 1	0.1	N/A	Table 4.5-12
k2	10	N/A	Table 4.5-13
k3	1.14	N/A	Table 4.5-14
k4	0.34	N/A	Figure 4.5-1
W	1.5×10^{-4}	cm	RMC
h	7.5×10^{-5}	cm	RMC
n	3	N/A	Table 4.5-12
d	2.7	gm/cc	Table 4.5-12
ρ	7.3 × 10 ⁶	ohm-cm	Table 4.5-15
М	27	amu	Table 4.5-12
V	5	volts	RMC

Substituting equation H3.8:

$$\tau_{2m} = (8 \times 10^{11}) \frac{(0.1)(10)(1.14)}{(0.34)} \frac{(1.5 \times 10^{-4})^2 (7.5 \times 10^{-5})(3)(2.7)(7.3 \times 10^6)}{(27)(5)}$$
$$= 1.983 \times 10^6 \text{ seconds} = 551 \text{ hours}$$

(B) Assume the same conditions as paragraph 4.5.4.3(1)(A) except the conductor metallization is gold. Then from Table 4.5-12, $K_1 = 1.0$, M = 19.7, d = 19.32, n = 3 and all other variables remain the same. Substituting in equation H3.8:

$$\tau_{2m} = (8 \times 10^{11}) \frac{(1.0)(10)(1.14)}{(0.34)} \frac{(1.5 \times 10^{-4})^2 (7.5 \times 10^{-5})(3)(19.32)(7.3 \times 10^{6})}{(197)(5)}$$

$$= 1.944 \times 10^7 \text{ seconds} = 5400 \text{ hours}$$

(C) Assume the same conditions as in paragraph 4.5.4.3(1)(A) except the conductor metallization line width is 5 x 10^{-5} m (0.5 microns). The w = $5x10^{-5}$ m and all other variables remain the same. Substituting in equation H3.8:

$$\tau_{2m} = (8 \times 10^{11}) \frac{(0.1)(10)(1.14)}{(0.34)} \frac{(5 \times 10^{-5})^2 (7.5 \times 10^{-5})(3)(2.7)(7.3 \times 10^6)}{(27)(5)}$$

$$= 2.203 \times 10^5 \text{ seconds} = 61 \text{ hours}$$

(D) Assume the same conditions as in paragraph 4.5.4.3(1)(A) except the microcircuit will be used in an environment with a significantly higher chlorine content than normal. Then from Table 4.5-15, $\rho = 2.3 \times 10^6$ ohm-cm and all other variables remain the same. Substituting in equation H3.8:

$$\tau_{2m} = (8 \times 10^{11}) \frac{(0.1)(10)(1.14)}{(0.34)} \frac{(5 \times 10^{-4})^2 (7.5 \times 10^{-5})(3)(2.7)(2.3 \times 10^6)}{(27)(5)}$$

$$= 6.246 \times 10^5 \text{ seconds} = 174 \text{ hours}$$

(E) Assume the same conditions as in paragraph 4.5.4.3(1)(A) except the signal power supply voltage is 1.5 volts and all other variables remain the same. Substituting in equation H3.8:

$$\tau_{2m} = (8 \times 10^{11}) \frac{(0.1)(10)(1.14)}{(0.34)} \frac{(1.5 \times 10^{-4})^2 (7.5 \times 10^{-5})(3)(2.7)(7.3 \times 10^{6})}{(27)(1.5)}$$

$$= 6.609 \times 10^6 \text{ seconds} = 1836 \text{ hours}$$

(F) Assume the same conditions as paragraph 4.5.4.3(1)(A) except the microcircuit metallization has been covered by a protective coating that has been demonstrated to provide a strong chemcical bond to the metallization that is inherently free from cohesive or bulk defects and is not detrimentally affected by a G_F environment e.g. silicon gel or equivalent. Then from Table 4.5-13, $K_2 = 100$ and all other variables remain the same. Substituting in equation H3.8:

$$\tau_{2m} = (8 \times 10^{11}) \frac{(0.1)(100)(1.14)}{(0.34)} \frac{(1.5 \times 10^{-4})^2 (7.5 \times 10^{-5})(3)(2.7)(7.3 \times 10^{6})}{(27)(5)}$$
$$= 1.983 \times 10^7 \text{ seconds} = 5507 \text{ hours}$$

(G) Assume the same conditions as paragraph 4.5.4.3(1)(A) except the equipment is operated an average of 16 hours per day. Then from Table 4.5-14, $K_3 = 3$ and all other variables remain the same. Substituting in equation H3.8:

$$\tau_{2m} = (8 \times 10^{11}) \frac{(0.1)(10)(3)}{(0.34)} \frac{(1.5 \times 10^{-4})^2 (7.5 \times 10^{-5})(3)(2.7)(7.3 \times 10^6)}{(27)(5)}$$

$$= 5.217 \times 10^6 \text{ seconds} = 1449 \text{ hours}$$

- (2) Bond Pad Corrosion
- (A) Assume the same conditions as paragraph 4.5.4.3(1)(A). Then the mean time to failure due to bond pad corrosion is found from equation H3.10:

$$\tau_{2W} = 8 \times 10^{11} \frac{k_1 k_2 k_3}{k_4} \frac{c^{V \text{ ndp}}}{MV}$$
 (H3.10)

The variables in this equation are defined in paragraph 4.5.4.2(2) and the data values and data sources for this equation are the same as tabulated in paragraph 4.5.4.3(1)(A), except $V_{\rm C}$ is obtained from Table 4.5-11. For the assumed conditions $V_{\rm C}$ is defined as the least value of equations H.8a and H.8b:

$$V_c = 0.3 \text{ s}^2 \text{ t}_b$$
 (H.8a)
 $V_c = 0.236 \text{ D}_3$ (H.8b)

The variables in these equations are defined in Table 4.5-11. From the RMC definition in paragraph 4.5.6 the following values are obtained:

<u>VARIABLE</u>	VALUE	UNITS	SOURCE
D	3.2×10^{-3}	cm	RMC
S	1 x 10 ⁻²	cm	RMC
t _b	7.5×10^{-5}	cm	RMC

Substituting in equations H.8a and H.8b and choosing the least value:

$$V_C = 2.25 \times 10^{-9} \text{ cm}^3$$

Substituting in equation H3.10:

$$\tau_{2w} = (8 \times 10^{11}) \frac{(0.1)(10)(1.14)}{(0.34)} \frac{(2.25 \times 10^{-9})(3)(2.7)(7.3 \times 10^{6})}{(27)(5)}$$
$$= 2.643 \times 10^{9} \text{ seconds} = 7.343 \times 10^{5} \text{ hours}$$

(B) Assume the same conditions as paragraph 4.5.4.3(1)(A) except the bond wire material is gold. Since the bond wire and bond pad are dissimilar metals, from Table 4.5-16, it is determined that the bond pad material (aluminum) is anodic to gold and that

$$V_{galvanic} = 1 + (V_{cathode} - V_{anode}) = 1 + (1.5 - (-1.66))$$

= 4.16 volts

Since $V_{galvanic} < V = 5$ volts, the latter value is used in equation H3.10. From Table 4.5-11 it is determined that the corrosively attacked member is the bond pad and that equation H.8a defines the corrosion volume:

$$V_{C} = 0.3 \text{ s}^{2} \text{ t}_{b}$$
 (H.8a)

The variables for this equation are defined in Table 4.5-11 and the variable values are determined from the RMC definition in paragraph 4.5.6. The values tabulated in paragraph 4.5.4.3(2)(A) apply. Substituting these values in equation H.8a:

$$V_C = (0.3)(1 \times 10^{-2})^2 (7.5 \times 10^{-5}) = 2.25 \times 10^{-9} \text{ cm}^3$$

Since the corrosively attacked member is the bond pad all the applicable variable values tabulated in paragraph 4.5.4.3(1)(A) apply to this condition. Substituting these values in equation H3.10:

$$\tau_{2W} = (8 \times 10^{11}) \frac{(0.1)(10)(1.14)}{(0.34)} \frac{(2.25 \times 10^{-9})(3)(2.7)(7.3 \times 10^{6})}{(27)(5)}$$

= 2.643 x 10⁹ seconds = 7.343 x 10⁵ hours

(C) Assume the same conditions as paragraph 4.5.4.3(1)(A) except the bond pad is gold and the bond wires are attached with wedge bonds. Since the bond wire and bond pad are dissimilar metals, from Table 4.5-16, it is determined that the bond pad material is cathodic to the bond wire material (aluminum) and that

$$V_{galvanic} = 1 + V_{cathode} - V_{anode} = 1 + 1.5 - (-1.66)$$

= 4.16 volts

Since $V_{galvanic} < V = 5$ volts, the latter value is used in equation H3.10. From Table 4.5-11 it is determined that the corrosively attacked member is the bond wire and for wedge bonds equation H.8b defines the corrosion volume:

$$V_{C} = 0.236 \, D^{3}$$
 (H.8b)

The variable for this equation is defined in Table 4.5-11. From the RMC definition in paragraph 4.5.6 the value $D = 3.2 \times 10^{-3}$ cm is obtained. Substituting in equation H.8b:

$$V_C = (0.236)(3.2 \times 10^{-3})^3 = 7.733 \times 10^{-9} \text{ cm}^3$$

Since the corrosively attacked member is the bond wire, all the applicable variable values tabulated in paragraph 4.5.4.3(1)(A) apply to this condition. Substituting these values in equation H3.10:

$$\tau_{2W} = (8 \times 10^{11})^{\frac{(0.1)(10)(1.14)}{(0.34)}} \frac{(7.733 \times 10^{-9})(3)(2.7)(7.3 \times 10^{6})}{(27)(5)}$$

= 9.085 x 10⁹ seconds = 2.524 x 10⁶ hours

4.5.4.4 Evaluation

The results from the application examples given in paragraph 4.5.4.3 are summarized following:

FAILURE MECHANISM	MICROCIRCUIT CONFIGURATION*	N f (hours)
	RMC: operating 3 hrs/day	551
	RMC except: Au conductors - operating 3 hrs/day	5400
Conductor	RMC except: 0.5 micron line width - operating 3 hrs/day	61
Metallization Corrosion	RMC - operating in corrosive environment - operating 3 hrs/day	174
6077637677	RMC except: 1.5v power supply - operating 3 hrs/day	1836
	RMC - exceptional conductor protective coating - operating 3 hrs/day	5507
	RMC - operating 16 hrs/day	1449
	RMC - operating 3 hrs/day	7.3 x 10 ⁵
Bond Pad	RMC except: Au bond pad - operating 3 hrs/day	7.3 x 10 ⁵
Corrosion	RMC except: Au bond pad : wedge bonds - operating 3 hrs/day	2.5 x 10 ⁶

^{*} RMC is defined in paragraph 4.5.6

Comparison of the mean time to failure for the two corrosion sites described in the summary table clearly demonstrates that conductor metallization corrosion is predicted to be much more prevalent than bond pad corrosion.

The conductor metallization corrosion mechanism can cause three or more orders of magnitude variation in mean time to failure, dependent on design, materials, fabrication processes and operating conditions. Significant improvement in microcircuit resistance to this failure mechanism can be achieved by two steps, either separately or in combination viz3.

- develop improved conductor protective coatings (passivation)(order magnitude increase)
- use of more corrosion resistant conductor metals (order of magnitude increase)

The trend to higher density microcircuits has contradictory effects on conductor metallization corrowion. On one hand narrower conductor widths can reduce mean time to failure by an order of magnitude. On the other hand the lower signal voltage levels can increase mean time to failure by a factor up to three. This suggests that the overall effect of higher density microcircuits will be an increasing susceptability to the corrosion mechanism. Thus it is emphasized that it will become increasingly important to implement the reliability improvement steps highlighted above.

Finally, it is observed that increasing equipment operating time per day will increase the mean time to failure from corrosion mechanisms. Continuously operating equipment will not experience corrosion failure. Not only do the models predict this result, but it is in agreement with experience. Corrosion is an electrochemical process and liquid phase moisture is a necessary condition for the process to occur. Under the thermal conditions of equipment operation only vapor phase moisture is present within microcircuit enclosures.

4.5.5 Differential Temperature for Use in Failure Models

Transient differential temperature at the failure site is the principal source of stress that drives the failure mechanisms discussed in paragraphs 4.5.2 and 4.5.3. The models developed for these mechanisms utilize the differential temperature raised to a power. Hence, the model predictions are sensitive to the differential temperature value employed. Development of realistic delta temperature values for use in the models is discussed in Appendix I.

4.5.6 Representative Microcircuit Configuration (RMC)

The objective for the failure mechanism models developed in this report was to obtain "easy to use" models with variables that are reasonable and accessible for use by reliability analysts and that accurately predict the time or number of cycles to failure. This dual objective is self-contradictory in that accuracy requires inclusion of all variables with significant effect on the failure mechanisms and simplicity requires minimization of variables. Our solution to this dilemma is two-fold:

- (1) Develop models in accordance with the applicable laws of physics, chemistry and engineering that fully and accurately relate all significant variables to their effect on component life.
- (2) Simplify the models for use by reliability analysts using the concept of a Representative Microcircuit Configuration (RMC), as further described.

When mature technology microcircuits are produced to established performance and package standards by numerous manufacturers, competitive pressures ensure that a high degree of similarity will exist between parts of equivalent performance housed in interchangeable packages. Hence, many of the failure mechanism variables will be approximately equal for all MIL-M-38510 microcircuits. Production efficiency requirements will ensure repetitive usage of materials and certain geometric features throughout a complete technology product line. The RMC concept exploits this similarity.

Westinghouse experience in application, reliability characterization and

failure analysis of microcircuits and design and manufacturing of multichip hybrids, combined with discussions with the microcircuit suppliers $^{[102,103]}$ has resulted in the following definition of an RMC:

• PACKAGE : Hermetically sealed

: Al₂O₃ Alumina ceramic base and lid

DIE : Silicon

: Diagonal length = 3.23×10^{-3} m (127 mils)

: Thickness = $3.7 \times 10^{-4} \text{m}$ (14.5 mils)

• DIE ATTACH : Mounted to package base

: Ag-glass epoxy

: After cure thickness = 5.1×10^{-5} m (2 mils)

• CONDUCTORS : Aluminum

: Passivation coated

: Width = 1.5×10^{-4} cm (1.5 microns)(0.06 mils))

: Thickness = 7.5×10^{-5} cm (7500 A)(0.03 mils)

BOND PADS : Aluminum

: Not passivation coated

: Size = 1×10^{-2} cm x 1×10^{-2} cm (4 mils x 4 mils)

: Thickness = 7.5×10^{-5} cm (7500 A)(0.03 mils)

• BOND WIRE : Aluminum

: Diameter = 3.2×10^{-2} mm (1.25 mils) = 3.2×10^{-3} cm

• APPLIED VOLTAGE : 5 Volts

QUALITY LEVEL : MIL-STD-883, Level B

: Allowable vertical edge crack length = 1.3×10^{-2}

 10^{-4} m (5 mils)

• AMBIENT : Temperature = 70°C

: Humidity = 90% RH

4.5.7 Model Simplification

4.5.7.1 Failure Mechanism Models

The following non-electrical (package related) failure mechanism models have been developed in Section 4.5 of this report.

- (1) Bond Wire Flexure Fatigue (Equations F5.7a and F5.8, Paragraph 4.5.2.2(1)).
- (2) Shear Fatigue at Bond Pad/Substrate Interface (Equations F5.9 and F5.10, Paragraph 4.5.2.2(2)).
- (3) Shear Fatigue at Bond Pad/Bond Wire Interface (Equations F5.10 and F5.14, Paragraph 4.5.2.2(3)).
- (4) Die Brittle Cracking (Equations G.4, G.5 and G.6, Paragraph 4.5.3.2(1)).
- (5) Die Fatigue Cracking (Equations G.5, G.6 and G.10e, Paragraph 4.5.3.2(2)).
- (6) Die Attach Fatigue (Equations G.11 and G.12, Paragraph 4.5.3.2(3)).
- (7) Substrate Attach Fatigue (Equation G.13, Paragraph 4.5.3.2(4)).
- (8) Conductor Metallization Corrosion (Equations H2.1a and H3.8, Paragraph 4.5.4.2(1)).
- (9) Bond Pad Corrosion (Equations H2.1a and H3.10, Paragraph 4.5.4.2(2)).

4.5.7.2 Failure Mechanisms Present in an RMC

Using the parenthetical numbers assigned to the failure mechanisms in paragraph 4.5.7.1, only the following mechanisms are potentially present in an RMC:

- (1) Bond Wire Flexure Fatigue
- (2) Shear Fatigue at Bond Pad/Substrate Interface
- (4) Die Brittle Cracking
- (5) Die Fatigue Cracking
- (6) Die Attach Fatigue
- (8) Conductor Metallization Corrosion
- (9) Bond Pad Corrosion

The mechanisms which are not included in an RMC, and the reasons for their

omission, are discussed below.

(3) Shear Fatigue at Bond Pad/Bond Wire Interface

This mechanism is not present because the bond pad and bond wire are made from the same material, thus eliminating the cause of the mechanism (differential thermal expansion). Single-metal bonds have greater industry usage than do bi-metallic bonds, so the former is used in the RMC.

(7) Substrate Attach Fatigue

This mechanism is not present because the predominant practice in microcircuit construction is to directly attach the die to the package base. This mechanism can be of significance in hybrids, however.

4.5.7.3 Simplified Failure Mechanism Models for an RMC

The applicable fully delineated failure mechanism models defined in paragraphs 4.5.2, 4.5.3 and 4.5.4 have been simplified by the Representative Microcircuit Configuration (RMC) concept described in paragraph 4.5.6 and are presented below. The simplification applies only to the seven applicable models discussed in paragraph 4.5.7.2.

4.5.7.3.1 Bond Wire Flexure Fatigue

The fully delineated model for this mechanism is defined by equations F5.7a and F5.8 given in paragraph 4.5.2.2(1). Following is a list of the variables in this model for which numerical values are obtained from the sources noted, using the RMC concept:

VARIABLE	VALUE	UNITS	SOURCE
A	3.9232 x 10 ⁻¹⁰	N/A	Table 4.5-4
n i	-5.134	N/A	Table 4.5-4
r	1.6 x 10 ⁻²	mm	RMC
α_{w}	23.2 x 10 ⁻⁶	m/m/°c	Table 4.5-1
αs	4.67×10^{-6}	m/m/°c	Table 4.5-2

Incorporating these values provided the following simplified model:

$$N_{f(flex)} = 5.6 \times 10^{7} \left[\frac{\cos^{-1} (9.66 - 1.79 \times 10^{-5} \Delta T)}{15} - 1 \right]^{-5.134}$$
(4.5.1)

where

 ΔT is the temperature difference encountered in the application, obtained from Table 4.5-17, or user supplied.

4.5.7.3.2 Shear Fatigue at Bond Pad/Substrate Interface

The fully delineated model for this mechanism is defined by equations F5.9 and F5.10 given in paragraph 4.5.2.2(2). Following is a list of the variables in this model for which numerical values are obtained from the sources noted, using the RMC concept:

VARIABLE	VALUE	UNITS	SOURCE_
A_2	4.3386 x 10 ⁻¹¹	N/A	Table 4.5-5
n ₂	-5.134	N/A	Table 4.5-5
ĸ	1.46 x 10 ⁻⁵	N/A	Table 4.5-6

Incorporating these values provides the following simplified model:

$$N_{f(shear)s} = 2.9078 \times 10^{14} \Delta T^{-5.134}$$
 (4.5.2)

where

 ΔT is the temperature difference encountered in the application, obtained from Table 4.5-17, or user supplied.

4.5.7.3.3 Die Brittle Cracking

The fully delineated model for this mechanism is defined by equations G.4, G.5 and G.6 given in paragraph 4.5.3.2(1). Following is a list of the variables in this model for which numerical values are obtained from the sources noted, using the RMC concept:

VARIABLE	VALUE	UNITS	SOURCE
K _{Ic}	0.82	MPa √m	Table 4.5-7
α _s	7.3×10^{-6}	m/m/°c	Table 4.5-9
αd	4.67×10^{-6}	m/m/°c	Table 4.5-7
E ,	255 x 10 ⁹	Pa	Table 4.5-9
E _s E _a X	2.8 x 10 ⁹ _	Pa	Table 4.5-8
χ̈́	5.1 x 10 ⁻⁵	m	RMC
L	3.22×10^{-3}	m	RMC
a i	1.3×10^{-4}	m	RMC

Incorporating these values provides the following simplified criterion for the presence of this failure mechanism:

$$a_C = \frac{17.2}{\Delta T^2} \le a_1 = 1.3 \times 10^{-4}$$
 (4.5.3)

where

 ΔT is the temperature difference encountered in the application, obtained from Table 4.5-17, or user supplied.

The maximum value of ΔT obtainable from Table 4.5-17 is $\Delta T = 55^{\circ}C$. Substituting this value in equation 4.5.3 yields the following:

$$a_c = \frac{17.2}{(55)^2} = 5.67 \times 10^{-5} \text{m} > a_i = 1.3 \times 10^{-4} \text{m}$$

Since a_c is two orders of magnitude greater than a_i , this failure mechanism will not occur in any MIL-HDBK-217 application environment defined in Table 4.5- 17 for the Representative Microcircuit Configuration presented in paragraph 4.5.6.

4.5.7.3.4 Die Fatigue Cracking

The fully delineated model for this mechanism is defined by equations G.5, G.6 and G.10e given in paragraph 4.5.3.2(2). Following is a list of the variables in this model for which numerical values are obtained from the sources noted, using the RMC concept:

VARIABLE	VALUE	UNITS	SOURCE
n	4	N/A	Table 4.5-7
Α	1 x 10 ⁻¹²	N/A	Table 4.5-7
a i	1.3 x 10 ⁻⁴	m	RMC
a _f	3.8×10^{-4}	m	Para. 4.5.3.2(2)
К _{Iс}	0.82	MPa√m	Table 4.5-7
α_{S}	7.3 x 10 ⁻⁶	m/m/°c	Table 4.5-9
^α d	4.67×10^{-6}	m/m/°c	Table 4.5-7
Es	255 x 10 ⁹	Pa	Table 4.5-9
E _a X	2.8 x 10 ⁹ _	Pa	Table 4.5-8
X	5.1 x 10 ⁻⁵	m	`RMC
L	3.22×10^{-3}	m	RMC

Incorporating these values provides the following simplified model:

$$N_{fc} = 3.3 \times 10^{18} / \Delta T^4$$
 (4.5.4)

where

 ΔT is the temperature difference encountered in the application, obtained from Table 4.5-17, or user supplied.

4.5.7.3.5 Die Attach Fatigue

The fully delineated model for this mechanism is defined by equations G.11 and G.12 given in paragraph 4.5.3.2(3). Following is a list of the variables in this model for which numerical values are obtained from the sources noted, using the RMC concept:

VARIABLE	<u>VALUE</u>	UNITS	SOURCE
α _s	7.3×10^{-6}	m/m/°c	Table 4.5-9
α_{d}	4.67×10^{-6}	m/m/°c	Table 4.5-7
X	5.1×10^{-5}	m	RMC
γ'f	1.1	N/A	Table 4.5-8
С	-0.49	N/A	Table 4.5-8
L	3.22×10^{-3}	m	RMC

Incorporating these values provides the following simplified model:

$$N_f = 3.217 \times 10^7 \Delta T^{-2.041}$$
 (4.5.5)

where

 ΔT is the temperature difference encountered in the application, obtained from Table 4.5-17, or user supplied.

4.5.7.3.6 Conductor Metallization Corrosion

The fully delineated model for this mechanism is defined by equations H2.la and H3.8 given in paragraph 4.5.4.2(1). Following is a list of the variables in this model for which numerical values are obtained from the sources noted, using the RMC concept:

VARIABLE	VALUE	UNITS	SOURCE
k ₁	0.1	N/A	Table 4.5-12
k ₂	10	N/A	Table 4.5-13
k ₄	0.34	N/A	Figure 4.5-1
W	1.5×10^{-4}	cm	RMC
h	7.5×10^{-5}	cm	RMC
n	3	N/A	Table 4.5-12
d	2.7	gm/cc	Table 4.5-12
М	27	amu	Table 4.5-12
٧	5	Volts	RMC
ρ	7.3 x 10 ⁶	ohm-cm	Table 4.5-15

Incorporating these values provides the following simplified model:

$$\tau_{2m} = 1.7 \times 10^6 \text{ K}_3 \text{ seconds}$$
 (4.5.6)

or
$$\tau_{2m} = 483 \text{ K}_3 \text{ hours}$$
 (4.5.6a)

where

 ${\rm K_3}$ is the equipment operating time factor obtained from Table 4.5-14.

4.5.7.3.7 Bond Pad Corrosion

The fully delineated model for this mechanism is defined by equations H2.1a and H3.10 given in paragraph 4.5.4.2(2). Following is a list of the variables in this model for which numerical values are obtained from the sources noted, using the RMC concept:

VARIABLE	VALUE	UNITS	SOURCE
k ₁	0.1	N/A	Table 4.5-12
k ₂	10	N/A	Table 4.5-13
k ₄	0.34	N/A	Figure 4.5-1
v _c	2.2×10^{-9}	cm^3	Table 4.5-11
n	3	N/A	Table 4.5-12
d	2.7	gm/cc	Table 4.5-12
М	27	amu	Table 4.5-12
V	5	Volts	RMC
ρ	7.3 x 10 ⁶	ohm-cm	Table 4.5-15

Incorporating these values provides the following simplified model:

$$\tau_{2w} = 2.3 \times 10^9 \text{ K}_3 \text{ seconds}$$
 (4.5.7)

or
$$\tau_{2w} = 6.3 \times 10^5 \text{ K}_3 \text{ hours}$$
 (4.5.7a)

where

 K_3 is the equipment operating time factor obtained from Table 4.5-14.

4.5.7.4 Other Simplified Failure Mechanism Models

Two failure mechanisms are identified in paragraph 4.5.7.2 that are not present in an RMC, and hence would be expected to form a minor part of the total package-related failures experienced in military electronic equipment. These mechanisms can be simplified for evaluation purposes by assuming probable material combinations and construction practices that would cause the mechanisms to be activated. The two remaining mechanisms are discussed below.

4.5.7.4.1 Shear Fatigue at Bond Pad/Bond Wire Interface

The fully delineated model for this mechanism is defined by equations F5.10 and F5.14 given in paragraph 4.5.2.2(3). This mechanism can be activated in a microcircuit only when the bond pad and bond wire are made from dissimilar

materials. If these two elements are made from dissimilar materials, the most probable combination would be gold wire bonded to aluminum pads. Assuming the bond pad is on a silicon die and that this combination is chosen, following is a list of the variables in this model for which numerical values are obtained from the sources noted:

VARIABLE	VALUE	UNITS	SOURCE
۸	4.2948 x 10 ⁻¹²	N/A	Table 4.5-5
^A 2 n ₂	-4.9828	N/A	Table 4.5-5
2 α _w	14.2 x 10 ⁻⁶	m/m/°c	Table 4.5-1
α,	4.67×10^{-6}	m/m/°c	Table 4.5-2

Incorporating these values provides the following simplified model:

$$N_{f(shear)w} = 1.4 \times 10^{15} \Delta T^{-4.983}$$
 (4.5.8)

where

 ΔT is the temperature difference encountered in the application, obtained from Table 4.5-17, or user supplied.

4.5.7.4.2 Substrate Attach Fatigue

The fully delineated model for this mechanism is defined by equations G.13 given in paragraph 4.5.3.2(4). This mechanism can be activated only when a substrate is inserted between a microcircuit die and the package base. Normally, this type of construction is employed in hybrid/multichip microcircuits. The substrate will usually be a base for conductor metallization to provide interconnections between passive and active leadless (chip) components. Hybrid circuits dissipating several watts of power are typically housed in hermetically sealed copper alloy packages with aluminum nitride substrates, employing 70 - 30 In - Pb solder for efficient heat transfer. Assuming this type of construction, following is a list of the

variables in this model for which numerical values are obtained from the sources noted:

VARIABLE	VALUE	UNITS	SOURCE
α_{ς}	4.5×10^{-6}	m/m/°c	Table 4.5-9
α۲	16.9×10^{-6}	m/m/°c	Table 4.5-10
αc × sa	1.5×10^{-4}	m	Assumed
Ϋ́f	1.1	N/A	Table 4.5-8
c .	-0.49	N/A	Table 4.5-8

Incorporating these values provides the following simplified model:

$$N_f = 98.4 (L_s \Delta T)^{-2.041}$$
 (4.5.9)

where

 L_{s} is the diagonal length of the substrate, meters.

 ΔT is the temperature difference encountered in the application, obtained from Table 4.5-17, or user supplied.

4.5.8 Relationship Between Cycles and Time

The reliability analyst requires knowledge of the time to failure for the various failure mechanisms that may be present in an electronic component being analyzed. However, seven of the nine models developed in this report for package related failure mechanisms are a function of temperature change magnitude and can only predict the number of stress/strain cycles to fatigue or cracking failure. The duration of the temperature change cycles has negligible effect on these mechanisms, as discussed in Appendix I.

Temperature change cycles are caused by the following conditions:

(1) Air transportation in non-temperature controlled cargo compartments while the equipment is not operating.

- (2) Climatic diurnal temperature variations when the equipment is not operating.
- (3) Temperature increase above ambient due to internal heat dissipation during equipment operation.

The first condition is infrequently encountered and the second is of negligible temperature magnitude, as discussed in Appendix I and delineated in Table I-5. Hence, the third condition is the principal source of temperature variation.

In the context of this report an equipment operating cycle is defined to be the time elapsed between equipment turn-on and turn-off. Some types of equipment have varying power levels during an operating cycle while other types have a constant power level. The operating power level directly affects the temperature change magnitude at each component.

Equipment operating cycles vary from nearly continuous for certain types of equipment to short intermittent periods for other types. Hence, accurate determination of mean time to failure for these mechanisms depends upon accurate determination of operating cycle duration for the type of equipment being analyzed.

Little published data exists on the relationship between operating cycle duration and equipment type. Accumulation and analysis of such data are beyond the scope of this report. Time and temperature analysis of specified equipment mission profiles are the best source of data for operating temperature cycle magnitude and duration.

Appendix I, Table I-1, records the results of measured temperature variation during a flight mission for an unidentified airborne electronic equipment. This data suggests that the major temperature variations recorded had an average duration of 1.1 hours per cycle. When more accurate information is not available, it is conservative to assume a short thermal cycle duration. Based on this data the following relationship between temperature cycles and

time is tentatively offered:

$$T_{f} = 1.25N_{f}$$
 (4.5.10)

where

 $T_{\rm f}$ is the mean time to failure, hours $N_{\rm f}$ is the mean number of cycles to failure obtained from equations 4.5.1, 4.5.2, 4.5.4, 4.5.5 and 4.5.8 through 4.5.9 (or the fully delineated equations from which these are derived).

4.5.9 Failure Mechanism Model Assessment

Operational use of electronic equipment subjects the microcircuits employed therein to various levels of electrical, mechanical, thermal, chemical and environmental stresses. These stresses activate latent failure mechanisms that have not been removed by microcircuit quality control inspections, tests and screens. Many of these mechanisms are wearout type which cause the microcircuit probability to increase with time. In general the probability increase rate is different for each mechanism. Hence, meany mechanisms are simultaneously competing to cause device failure. Evaluation of the mean time to failure for each competing mechanism permits ranking to identify the most probable mechanisms.

The nine package related failure mechanisms modeled in this report are ranked following, based on the following assumptions:

- (1) The microcircuits conform to the Representative Microcircuit Configuration (RMC) defined in paragraph 4.5.6.
- (2) The relationship between the mean number of cycles to failure and the mean time to failure conforms to equation 4.5.11.
- (3) The two mechanisms not present in an RMC conform to the probable configuration discussed in paragraph 4.5.7.4.
- (4) The microcircuits are used in an equipment used in an application environment, as delineated in Table 4.5-17, for which a maximum ΔT

- is expected, i.e. either A_U , G_B or N_U , for which $\Delta T = 55^{\circ}C$ is expected.
- (5) While substrates are not utilized in an RMC, for ranking purposes, a substrate size of 2.5×10^{-2} m square (1 inch square) attached with 70 30 In Pb solder with an attach thickness of 1.5×10^{-4} m (6 mils) is assumed.

Tabulated following are these nine mechanisms listed in order of increasing mean time to failure:

		¹f		
		MEAN TIME T	O FAILURE	
	FAILURE MECHANISM	HOURS	YEARS	
(1)	Substrate Attach Fatigue	30	-	
(2)	Conductor Metallization Corrosion	724	-	
(3)	Die Attach Fatigue	1.1 x 10 ⁴	1.25	
(4)	Bond Pad/Die Interface Shear Fatigue	4.2 x 10 ⁵	48	
(5)	Bond Pad/Wire Corrosion	9.4 x 10 ⁵	107	
(6)	Bond Pad/Bond Wire Interface Shear Fatigue	3.0 x 10 ⁶	433	
(7)	Die Fatigue Cracking	4.5 x 10 ¹¹	5.1 x 10 ⁷	
(8)	Bond Wire Flexure Fatigue	2.9 x 10 ¹⁷	3.4×10^{13}	
(9)	Die Brittle Cracking	&	-	

4.5.9.1 Discussion

The package related failure mechanism models contain material dependent coefficients and exponents. The values utilized in these models are based upon available data for materials similar to those used in microcircuit construction, due to the unavailability of data for the actual materials. Hence, it is emphasized that the mean time to failure values predicted above are useful only for ranking the mechanisms relative to each other. When data on the actual materials of construction are available, the models will be capable of estimating the mean time to failure for microcircuits used in various application environments.

Table 4.5-1
Wire Properties

Wire Material	α _w m/m/c	E P _a
Aluminum	23.2 x 10 ⁻⁶	69 x 10 ⁹
Copper	17.6 x 10 ⁻⁶	118 × 10 ⁹
Gold	14.2 x 10 ⁻⁶	Up to 82 x 10 ⁹
Palladium	11.7 x 10 ⁻⁶	124 x 10 ⁹

Table 4.5-2
Bond Pad Substrate Properties

Bond Pad	
Substrate	α_{S}
Material	α _s m/m/c
Gallium Arsenide	5.73 x 10 ⁻⁶
Silicon	4.67 x 10 ⁻⁶

Table 4.5-3
Encapsulant Properties

ENCAPSULANT	∝e m/m/c
Epoxy Rigid, Unfilled Rigid, Filled Flexible, Unfilled Flexible, Filled	55 x 10-6 30 x 10-6 100 x 10-6 70 x 10-6
Polyester Rigid, Unfilled Flexible, Unfilled	75 x 10-6 130 x 10-6
Silicone Flexible, Unfilled	400 x 10-6
Urethane Flexible, Unfilled	150 x 10-6

Table 4.5-4
Constants for Fatigue Stress in Bending and Axial Loading

A †	n†
3.9323 x 10 ⁻¹⁰	-5.134
1.0133 x 10 ⁻²¹	-9.1169
3.5844 x 10 ⁻¹¹	-4.9828
	3.9323 x 10 ⁻¹⁰

^{*} Values are engineering estimates

Table 4.5-5
Constants for Fatigue Stress in Shear

MATERIAL	Až	n <mark>ž</mark>
Aluminum	4.3386 x 10 ⁻¹¹	-5.134
Copper	1.9897 x 10 ⁻²³	-9.1169
Gold	4.2948 x 10 ⁻¹²	-4.9828

^{*} Values are engineering estimates

Table 4.5-6
Bond Pad-Substrate Shear Constant

	K	
BONDPAD MATERIAL	SUBSTRATE MATERIAL	
	Si	GaAs
Aluminum	1.46 x 10-5*	1.56 x 10-5*
Gold	0.90 x 10-5*	1.02 x 10 ⁻⁵ *

^{*} Values are engineering estimates

Table 4.5-7

Die properties

DIE MATERIAL	E Pa	m/m/c	K _{Ic} MP√m	A	n
Silicon	128 x 10 ⁹	4.67 x 10 ⁻⁶	0.82	*10 ⁻¹²	*4
Gallium Arsenide	89 x 10 ⁹	5.73 x 10 ⁻⁶	0.31	*10 ⁻¹²	* 4

^{*} Values are engineering estimates

Table 4.5-8

Die attach properties

Die Attach Material	Percentage of different constituents	Tg or melting temperature °C	E _a Pa	Y'f	С
Eutectic	Au-3% Si Au-12% Ge Au-40% Ge	280 363 356	59.2 x 10 ⁹ 83.0 x 10 ⁹ 69.3 x 10 ⁹	*1.1 *1.1 *1.1	*49 *49 *49
Solder	In-70% Pb -30% Sn-40% Pb -60% Sn-5% Pb -95% Sn-10% Pb -90%	175 *100 *170 200	*11.7 x 10 ⁹ *3.8 x 10 ⁹ 3.8 x 10 ⁹ 3.8 x 10 ⁹		*13
Epoxy - Conductive Non Conducti	 ve	155 155	4.1 x 10 ⁹ 2.8 x 10 ⁹		*49 *49
Polyimide		275	4.5 x 10 ⁻⁹	*1.1	*49

^{*} Values are engineering estimates

Table 4.5-9
Substrate properties

Type of substrate Material	α _S m/m/c	E _s P _a
Silicon	4.67 x 10-6	164 x 10 ⁹
Alumina	7.3 x 10 ⁻⁶	255 x 10 ⁹
Copper	16.9 x 10-6	118 x 10 ⁹
Beryllium Oxide	8.3 x 10 ⁻⁶	265 x 10 ⁹
Aluminum Nitride	4.5 x 10 ⁻⁶	2.75 x 10 ⁹
Silicon Carbide	3.7 x 10 ⁻⁶	>331 x 10 ⁹

Table 4.5-10
Package Case properties

Package Material	α _C m/m/c	
Kovar	5.2 x 10-6	
Copper	16.9 x 10-6	
Aluminum	23.0 x 10 ⁻⁶	

Table 4.5-11 BOND PAD CORROSION VOLUME

GALVANIC RELATIONSHIP OF BOND PAD MATERIAL TO BOND WIRE MATERIAL (FROM TABLE 4.5-16)	BOND TYPE	CORROSION VOLUME V _C cm3	Equation Number	CORROSIVELY ATTACKED MEMBER
ANODIC	ALL	$V_c = 0.3s^2 t_b$	H.8a	BOND PAD
CATHODIC	WEDGE OR CRESCENT	$V_{c} = 0.236 D^{3}$	H.8b	BOND
	BALL	$V_{c} = 3.77 D^{3}$	H.8c	WIRE
	UNKNOWN	$V_{c} = 0.236 D^{3}$	H.8b	
NONE (ie. same material for pad and wire)	ALL	LEAST VALUE OF $V_c = 0.3s^2 t_b$ and $V_c = 0.236 D^3$	H.8a H.8b	MEMBER WITH LEAST V _C

NOTE: D = Bond wire diameter, cm

s = Bond pad size, cm (for a square pad) t_b = Bond pad thickness, cm

Table 4.5-12 Corrosion Properties of Metals

Material	Physical Property Index (k _l)	Atomic Weight (M)	Density (d) gm/cc	Chemical Valence (n)
Aluminum	0.1	27	2.7	3
Copper	0.5	64	8.93	2
Gold	1.0	197	19.32	3

Table 4.5-13
Coating Integrity Index

COATING TYPE	COATING INTEGRITY INDEX (k ₂)
No Coating	1
Partially Bonded	10 - 50 (NOTE 1)
Completely Bonded	100

NOTE 1: When a metallization passivation layer is present and the defect level is unknown, use $K_2 = 10$.

Table 4.5-14
Equipment Operating Time Factor

Number of Operating Hours Per Day	К3
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22	1.04 1.09 1.14 1.20 1.26 1.33 1.41 1.50 1.60 1.71 1.85 2.00 2.18 2.40 2.67 3.00 3.43 4.00 4.80 6.00 8.00
23 24	24.00 Infinity

Table 4.5-15
Electrolyte Resistivity

ENVIRONMENT	ρ (ohm/cm)
Norma 1	7.3 x 106
Corrosive	2.3 x 106

NOTE: Assume a normal environment unless there is compelling reason to assume a corrosive environment.

Table 4.5-16

Galvanic Electrochemical Potential

Material	Standard Electrode Potential, Volts
Gold	1.5 More Cathodic
Palladium	0.95
Silver	0.8
Copper	0.34
Chromium	-0.74
Aluminum	-1.66 More Anodic

NOTE: The electrical bias voltage shall be chosen as follows:

(1) For dissimilar bond wire/bond pad metals use the larger of the applied signal or power supply voltage or the galvanic potential determined from the Table as follows:

(2) For similar metals use the applied signal or power supply voltage.

Recommended Value for Component Operating ΔT (See Note 1)

Table 4.5-17

USAGE ENVIRONMENT CLASS	ΔΤ	
MIL-HDBK-217E	PROPOSED	°C
AIA AIB AIC AIF AIT ARM	AI	30
AUA AUB AUC AUF AUT	AU	55
C	С	NOTE 2
G _B G _{MS}	GB	30
G _F	G _F	55
G _M M _P	G _M	NOTE 3
M _{FA} M _{FF} M _L	M _F	NOTE 2
N _H N _S N _{SB}	NI	50
N _U	NU	55
USL	NUL	NOTE 2
N _{UU}	N _{UU}	35
S _F	S _F	35

- NOTE 1. Table 4.5-17 ΔT values are for use when thermal analysis or test data are not available.
 - 2. Application environments referring to this note are of short duration and have negligible effects on the package (non-electrical) related failure mechanisms, for which the pre-launch storage conditions will have the dominant effect. Use $\Delta T = 5^{\circ}C$ for storage under controlled storage conditions and $\Delta T = 20^{\circ}C$ for uncontrolled storage conditions.
 - 3. Use ${\rm G_B}$ application environment for equipment mounted in temperature controlled compartments and ${\rm G_F}$ for uncontrolled compartments.

Table 4.5-18

Typical Values for Die/Substrate Attach Thickness

ATTACH MATERIAL	TYPICAL THICK	KNESS
	METERS	MILS
Au - Si Eutectic	2.5 x 10 ⁻⁶	0.1
Au - Ge Eutectic	2.5×10^{-6}	0.1
Au - Ge Solder	7.6×10^{-5}	3
Sn 62 Solder	7.6 x 10 ⁻⁵	3
80 - 20 Au - Sn Solder	7.6×10^{-5}	3
Dielectric Epoxy (Die)	8.9 x 10 ⁻⁵	3.5
Conductive Epoxy (Die)	8.9×10^{-5}	3.5
Dielectric Epoxy (Substrate)	1.3×10^{-4}	5
70 - 30 In - Pb Solder	1.5×10^{-4}	6





Figure 4.5-1 TEMPERATURE-HUMIDITY ENVIRONMENT ACCELERATION FACTOR

Figure 4.5-2 Time to Reach 3 Monolayers of $\mathrm{H}^2\mathrm{O}$ as a Function of Package Internal Volume and Air Leak Rate



4.6 ADJUSTMENT (Pi) FACTORS

4.6.1 Quality Factor (π_0)

The quality factors for microcircuits found in MIL-HDBK-217E are multipliers of the base failure rate, and they are intended to reflect the differences in quality to be found in parts made to differing process controls. However, the factor descriptions reflect part qualification, screening performed, procurement practices, and package material. In reality, the quality of an IC is dependent upon the manufacturer's process controls alone, and that information cannot be quantified in a reliability model. However, there is good correlation between the amount of screening performed and the ultimate field reliability of the parts: the more screening, the less probability of infant mortality failures in the field. Consequently, the approach taken in developing the quality factors has been to concentrate on the effects of screening and to quantify the effectiveness of MIL-STD-883 screens. The quality factors are modifiers of the early-mid life failure rate only and do not affect the failure rates associated with common cause (wearout) failure mechanisms.

At a meeting held in Monterey, California as part of this contract, several IC manufacturers stated that there is no difference between their commercial lines and their military lines, but the military product is screened more. Others stated that their screening of commercial product in some cases exceeds the military requirements, and they should be given credit in a model for more rigorous screening. The π_Q model developed in the following paragraphs is flexible in allowing for variations in the amount of screening performed.

^{*} Attendees included representatives from the following companies: Anadigics; LSI Logic; Intel Corp.; Teledyne Microelectronics; SEEQ Technology; D. Steward Peck Consulting; and Westinghouse.

Adjusted failure mechanism quantities for all technology types listed in MDR-21 (1985) were itemized and totaled; the percentage contribution of each failure mechanism was computed. See Table 4.6-1. The MIL-STD-883 screens which are effective at precipitating the various failure mechanisms were identified by analysis of MDR-22 (1987) and are presented in Table 4.6-2. Table 4.6-3 lists the failure mechanisms, their distributions, and the associated screens. The percentages of each failure mechanism which are precipitated by the screens were summed, then normalized to form a total of 100; each screen's percentage of the total was then calculated, as in Table 4.6-4, and these percentages are referred to as "weighting factors" for their respective screens. The screening methods which are associated with the S, B, D and D-1 quality levels were also identified, and the weighting factors for each were summed to provide the "screening factor" for that quality level. The weighting factor for burn-in was adjusted to differentiate between S- and B- level burn-in. This was accomplished by calculating the expected fallout using the two time - temperature combinations and an average activation energy of 0.37 ev, which was derived from the MIL-STD-883 burn-in curves, as in Table 4.6-5 (high temperature reverse bias (HTRB) is an optional replacement for S-level burn-in). The screening factors for S, B, D and D-1 are 100.0, 71.3, 21.8 and 10.9, respectively. To develop $\boldsymbol{\pi}_{\Omega},$ the value for B-level was chosen as unity because (1) it is consistent with the current value, and (2) most of the data collected in the model development activity was on B-level product. Two points on the curve were thus known: $\pi_0 = 1.0$ for B-level (screening factor = 71.3), and π_0 = .7 for maximum screening, S-level. The relationship $\pi_0 = 71.3/\text{screening factor (S.F.)}$ was easily established. This relationship is depicted graphically in figure 4.6-1. It is intuitive that the most benefit is achieved with the first screens applied, and that the marginal improvement with succeeding screens is lower; the shape of the $\pi_{f \Omega}$ curve reflects that fact.

In order to calculate π_Q , the user must identify which of the Table 4.6-4 screens apply to the product, sum the weighting factors associated with those screens to compute the screening factor, and then use the expression $\pi_Q = 71.3/\text{S.F.}$ to determine the value of the quality factor.

Table 4.6-1: Failure Totals vs Failure Mechanisms By Device Types*

							PERCENT
	DEVICE TYPES					SUM	OF
FAIL - MECH	DIGITAL	LINEAR	INTERFACE	MEMORY	<u>VLSI</u>	TOTAL	TOTAL
METALLIZATION	89	27	16	236	10	378	10.7
DIFFUSION	23	7	3	0	2	35	< 1
OXIDE FAULT	386	38	6	40	4	474	13.5
BULK	48	56	0	3	2	109	3.2
SURFACE	405	313	16	8	17	759	21.5
INTERCONNECTS	260	19	10	7	2	298	8.5
WIREBOND	3	21	6	0	6	36	1.1
PACKAGE	1341	42	10	35	8	1436	40.5
FAILURE TOTALS:	2 555	523	67	329	51	3525	100

*Source: RAC MDR-21

Table 4.6-2

Recommended Screens/Tests for Various Failure Mechanisms*

SURFACE DEFECTS

Contamination/Leakage	_ 1008	1015/5005	
 CONTABILIATION/Leakage	- 1000.	- 101272002	

BULK DEFECTS

☐ Crystal Imperfections - 1008, 1010, 1015/5005, 5007 ☐ Cracked Die - 1010, 1015/5005

OXIDE DEFECTS - 1010, 1015/5005, HTRB

DIFFUSION DEFECTS

- 1015/5005 - 1015/5005 □ Isolation Defects Mask Faults

METALLIZATION DEFECTS

☐ Open At Oxide Step/

- 1010, 1015/5005 - 1010, 1015/5005 - 2010/2017 - 2010/2017 Contact Window □ Short In Interlayer

☐ Pitted/Corroded □ Smeared/Scratched Electromigration - 1015/5005

BOND DEFECTS

□ Die Attach Defect -1010, 2001, 1015/5005, 2012, 2020, 2023

□ Intermetallic Formation - 1015/5005

INTERCONNECT DEFECTS

- 1010, 1015/5005 - 1015/5005 - 1010, 2001 ☐ Broken Wire ☐ Shorted Wire

☐ Poor Lead Dress

☐ Corroded Wire - 1010, 1015/5005

PACKAGE DEFECTS

□ Non Hermetic Seal - 1010, 2001, 1014

□ \Solder Balls (Excessive

Seal Material - 2009, 2020, 2012

☐ External Lead Defect - 2009

^{*} Source References MIL-STD-883C and RAC MDR-22

Table 4.6-3: IC Failure Mechanisms/Screening Methods

FAILURE MECHANISM	DISTRIBUTION	ASSOCIATED SCREENS				
Metallization	11%	1015/5005, 2010/2017, 1010				
Diffusion	1%	1015/5005				
Oxide Faults	14%	1015/5005, HTRB				
Bulk	3%	5007, 1008, 1010, 1015/5005				
Surface	21%	2010, 2012, 2020, 2001, 1008,				
		1015/5005, HTRB				
Interconnect	9%	1010, 1015/5005, 2001				
Wirebond	1%	2023, 1008, 1010, 2001, 2010,				
		1015/5005, 2012, 2020				
Package	40%	2020, 2012, 1014, 2009, 1010, 2001				

Table 4.6-4: Weighting Factor Determination

		883					
SCREEN	METHOD	_∑%	<u>W.F. %</u>	<u>s</u>	<u>B</u>	<u>D</u>	<u>D-1</u>
Wafer Lot Accept	5007	3	0.05	X			•
N.D. Bond Pull	2023	1	0.2	X			
Internal Visual	2010/17	33	6.0	X	X		
Stabilization Bake	1008	25	4.5	X	X		
Temp Cycling	1010	64	11.6	X	X		
Constant Acceleration	2001	71	12.8	Χ	Χ		
Pind	2020	62	11.3	X			
Burn-In (S/B)	1015	90/60	16.3/10.9	X	X	X	
Final Electrical	5005	60	10.9	Χ	Χ	Χ	Χ
Seal Test	1014	40	7.3	X	X		
Radiography	2012	62	11.3	X			
External Visual	2009	<u>40</u>	<u>7.3</u>	<u>X</u>	<u>X</u>		
SUM		551	100.0	100.0	71.3	21.8	10.9


W.F. = Weighting Factor

Table 4.6-5: Calculating Burn-In Effectiveness (Fallout) With $E_A = 0.37 \text{ eV}$

Burn-In Lev e l	<pre>Time/Temp (Hrs)/(°C)</pre>	F(FPMH)	Expect ed Fallout (Failures x 10 ⁻⁶)	Ratio To B-Level	
В	160/125	20.84	3334.4	1.0	
S	240/125	20.84	5001.6	1.5	
HTRB	72/150	39.41	2837.5	0.85	

Expected Fallout = F x Time

Figure 4.6-1 π_0 vs. Screening Factor (S.F.)



4.6.2 Learning Factor (π)

U.S. military integrated circuit manufacturers, through the Semiconductor Industry Association's Government Procurement Committee (GPC), established an ongoing quality statistics program to monitor and report industry data on various quality control indices and parameters. The data indicates that there has been a steady improvement in the level of American quality such that today, for every 10,000 parts shipped, there averages only one part with electrical defects (approximately 100 parts per million or PPM).

Military quality reporting procedures are strictly defined. Companies supplying data utilize the JEDEC Standard No. 16 (Assessment of Microcircuit Outgoing Quality Levels in Parts Per Million) guidelines for reporting outgoing quality levels. The procedures for accumulating and summarizing the data are carefully defined and follow accepted statistical quality control methods. Data reported represents Joint Army-Navy (JAN), Standard Military Drawing (SMD), 883C complaint and military source control drawing (SCD) products. Defect levels are calculated on first submission data only, covering room, hot and cold temperature extremes. The final PPM calculations use a weighted average technique. The PPM and sampling techniques are stated on conservative, statistically sound methods and are described in the JEDEC standard.

Currently there are nine SIA member companies reporting into the system, and these companies supply approximately 90% of all military microcircuits, providing a significant sample of total product consumed by the military.

These companies are:

Advanced Micro Devices General Electric/RCA Harris Intel Motorola National Semiconductor Rockwell Signetics Texas Instruments Data is reported on the following technology groups:

Linear: Op Amp Based

A/D, D/A Converters

Other Linear

Bipolar Digital: Memory

Logic

Processor/Peripheral

MOS Digital: Memory

Logic

Processor/Peripheral

For each product category, reported data includes (a) number of firms responding, (b) total samples tested, and (c) mean defect density levels. Summaries are provided for the three principal product sectors, as well as a total across all products. Hermeticity and visual/mechanical results are reported as aggregate measures. See Table 4.6-6.

In order to develop the learning factor (π_L) from this data, the following assumptions were made:

- 1. The data presented in Table 4.6-6 represents a mix of mature and immature product for each of the technology lines specified.
- 2. Mature product may be defined as reaching the 100 PPM level.
- 3. The definition of mature product will change as the PPM defect density continues to drop, which provides flexibility in the learning factor.
- 4. The data can be used to represent the "learning curve" experienced by IC manufacturers in general.
- 5.Although a quality index, PPM defect densities can be used validly to scale failure rates since any defect represents a potential screening escape and future field failure.

Table 4.6-6

SEMICONDUCTOR INDUSTRY ASSOCIATION QUARTERLY REPORT FOR MILITARY PRODUCTS MEAN DEFECT DENSITIES

ELECTRICAL QUALITY LEVELS	1Q86	2Q86	3086	4Q86	1Q87	2Q87	3Q87	4Q87	1Q88	2Q88
Total Linear	431	486	180_	192	191	104_	165	106	172	86
Total Digital Bipolar	73	65	65	159	43	35_	111	27	87	44
Total MOS Digital	338	259	469	332	223	237	179	294	211	152
Grand Total: All ICs	191	168	169_	203	111	93	136	81_	133	76
Product Type: All ICs										
Electrical Defects	191	168	169	203	111	93	136	81	133	76
Mean Defect Density							434	344	304	254
Hermeticity Density							278	234	378	260

The data in Table 4.6-6 was linearly regressed both as PPM vs. time and as In (PPM) vs. time. The latter yielded better correlation coefficients (0.6 for the composite "all integrated circuits" case). See figure 4.6-2. The composite data was used instead of the individual technology data for two reasons. First, not all technology areas are addressed, e.g., there is no GaAs data. Second, the PPM levels for digital bipolar are already below the value assumed for mature product, presumably because the technology is mature and testing requirements are well defined. However, a new IC manufacturer or one introducing a new line of components would still have to develop his processes in order to realize 100 PPM, and two years is a reasonable amount of time in which to do so.

Invoking assumption 2 above, mature product is achieved after 2.129 years, or during the first quarter of 1988 (In 100 = 4.605). Since this time-frame is coincident with the data being collected on the RAAAT program, failure rates can be normalized to the 100 PPM point on the learning curve. When this is done, the value of π_{L} is unity at time = 2.129 yrs. Then, π_{L} can be defined as the ratio of the PPM defect density at any time Y to 100 PPM. The equation for π_{L} becomes:

$$\pi_L = EXP (-0.35Y + 5.35)/100 = 0.01 * EXP (5.35 - 0.35Y)$$

where Y is in years. A plot of π -L vs. time is shown in figure 4.6-3.

The curve indicates that the failure rates of ICs will drop by an order of magnitude over a seven year interval, which seems reasonable. The learning curve factor (π_L) , as with the quality and environmental factors, is a modifier of the early life (defect-related) IC failure rate; it does not affect the wearout mechanisms.

Figure 4.6-2 SIA Data Plot





Figure 4.6-3 π_L vs. Product Line Years



4.6.3 Hybrid Function Factor (π_F)

The concept of an application function factor was retained in the hybrid model. The basis for this factor is the variations in the processes used in different types of hybrids and the relative difficulty of these processes. Listed below are the hybrid technology groups and some examples of their unique features.

Digital - Standard packaging techniques. Base line for factor.

Linear - More custom package styles.

Video - Higher frequency packaging techniques, use of discrete inductors.

Microwave - Packaging techniques, use of transmission line structures, greater variety of materials, small-geometry.

Power - Die attach critical, layout based on voltage considerations.

Data collected from field experience on the APG-68 radar and from 1000 hour life tests of various hybrid types were used to determine the function factors. A summary of the field data which was presented in Table 4.4-1 is shown in Table 4.6-7 below. The averages have been computed by adding the total number of failures within a family and dividing by the total number of device hours for the time in which the data was accumulated (263,990 system hours). This data along with the life test data is plotted in figure 4.6-4.

The life test data was taken from the data in Table 4.4-2 of section 4.4.1. Only the 125°C life test data was used. The only data omitted from the calculation of failure rates was improper test temperatures or devices which were overstressed in test. The data used is shown in Table 4.6-8. The point estimates of failure rates for each family were calculated at 50% confidence using the Chi-square distribution. The results are shown in Table 4.6-7.

It should be noted that the number of secondary failures and erroneous removals cannot be separated from the field data. The relative family ranking within the two sets of data seems to verify differences between most of the classes defined. Since the life test is the more accurate of the two, the π_F factor is based on these failure rates. The π_F factors chosen are shown in Table 4.6-7. They have been normalized to the digital family since this is the more standardized technology and is also the reference point in the present model. The number for the microwave family was obtained by interpolating the relative ranking in the field data and applying the same percentage to the life test ranking.

Table 4.6-7
Failure Rates By Hybrid Types

FIELD	DATA	LIFE TEST DATA
(REMOVAL RATE	/MILLION HR.)	(FAILURE RATE/MILLION HR)
		50% CONFIDENCE
Digital	34.1	9.9
Video	11.2	12.4
μWave	23.1	
Linear	5 2.7	57.2
Power	73.3	205
	^π F	
	NORMALIZED TO	DIGITAL
Digital	1.0	
Video	1.2	
μWave	2.6 (interp	olated using field data)
Linear	5.8	
Power	21	

Table 4.6-8 Life Test Data


OTV		SAMPLE	TEST	DEVICE			
QTY TYPE	<u> P/N</u>	QTY	HOURS	HOURS	FAIL	FAILURE	VENDOR
Digital	586R291 585R927 586R517 585R928 583R379	22 16 5 22 5	1000 1000 1000 1000 1000 TOTALS	22,000 16,000 5,000 22,000 5,000	0 0 0 0		WEC WEC WEC WEC
Linear	586R292 586R587 586R290 581R772 587R322 584R555 584R555 585R149 585R150	5 22 22 2 5 1 1 2 2	1000 1000 1000 1500 1000 750 1500 1000	5,000 22,000 22,000 3,000 5,000 750 1,500 2,000 2,000	0 0 0 2 0 1 0 0	Al/Au intermetallic Lifted wire bond	Teledyne Teledyne WEC Teledyne WEC WEC WEC WEC
			TOTALS	64,250	3		
Video	24552 24552 24552 24552 24552 24552 22306 22306 22306 22078 22078 22078 20858 20864	1 1 1 1 3 1 2 1 2 3 1 1 1 3 7 6 939 2	2880 5760 720 1440 2943 5281 1440 720 1440 5760 6323 5760 2880 5760 2160 1440 3600 1000 1000 1000 1000	2,880 5,760 720 1,440 2,943 5,281 4,320 720 2,880 5,760 12,646 17,280 2,880 5,760 2,160 1,440 3,600 37,000 939,000 76,000 939,000 2,000	0 0 1 1 0 1 2 0 2 0 0 0 0 1 1 0 0 0 2 1 4	Seal Electrical Electrical Seal Electrical Electrical Unknown Wire-wire shorts	Anaren

Table 4.6-8 (cont) Life Test Data

TYPE	P/N	SAMPLE QTY	TEST HOURS	DEVICE HOURS	QTY FAIL	FAILURE	VENDOR
Power	584R550	2	1000	2,000	0		WEC
	584R550	1	504	504	1	Cracked die	WEC
	584R550	5	1000	5,000	0		Solitron
	584R551	5	1000	5,000	0		Solitron
	581R082	1	3000	3,000	0		WEC
	581R082	1	2500	2,500	1	Substrate attach	WEC
	585R151	2	1000	2,000	0		WEC
	586R509	1	1000	1,000	0		WEC
	586R509	1	168	168	1	Unknown	WEC
	586R508	1	1000	1,000	0		WEC
	586R508	1	504	504	_1	Die Attach	WEC
			TOTALS	22,676	4		

Figure 4.6-4 Hybrid Failure Rates

FAILURES/REMOVALS PER MILLION HOURS



MICROWAVE LIFE TEST VALUE IS ESTIMATED
#LINEAR = LINEAR + LINEAR/DIGITAL

4.6.4 Environmental Factor (π_F)

The environment influences the failure rate of integrated circuit dice by accelerating the precipitation of package related defects in the early life model. In the long term, the magnitude and frequency of temperature cycling has a pronounced effect upon the package related mean time to failure, as discussed in section 4.5.

The development of environmental factors for advanced technology devices was hampered by the fact that there are not many of these devices in the field. In addition, part of the tasking was to develop a new set of factors such as would be compatible with the current MIL-HDBK-217E models for SSI, MSI and LSI packaged devices. These constraints dictated the use of the $C_2\pi_E$ term to model the contribution of package related defects to the early life failure rate.

In order to satisfy the requirement for fewer environmental factors, the environments were grouped by usage environment based on equipment classifications. The environmental temperature ranges and the military specifications from which they were derived are presented in Table 4.6-9. These groupings accounted for 25 of the 27 environments listed in MIL-HDBK-217E. Default values for the average component case temperature and the worst case temperature excursion for each of the grouped environments were calculated, and these values are used in the package wearout models of section 4.5

The early life environmental factors were derived by calculating the geometric mean of the MIL-HDBK-217E values given for the grouped environments. These values are presented in Table 4.6-10.

Table 4.6-9 Environmental Temperature Ranges

USAGE ENVIRONMENT CLASSIFICATION	IFICATION						
				EQUIF	EQUIPMENT SPECIFICATIONS	CAT 10NS	
MILAHDBK-217E	PROPOSED	TCASE°C	((
					MIL-E-5400		
< <	4	05°C	CLASS 1/1A	CLASS 1B	CLASS 2	CLASS 3	CLASS 4
"UA "UB "UC "UF "UT	ם י	2 56	-54/+55°C		-54/+71°C	-54/+95°C	-54/+125°C
AIA AIB AIC AIF AIT ARM	A _I	ე.,96		-40/+55°C			
					MIL-E-16400		
		_	UNSHELIERED	ERED	SHELTERED	ERED	
	1		SHORE	SHIP	SHORE	SHIP	
2	z ²	3°08	-54/+65°C	28/+65°C			
N OO	23	25°C					
18 _n	_z ii	40°C			-40/+50°C	0/+20°C	
N N N N SB	z	45°C					
					000-E-8983		
MFA MF ML	E L.	J. 0 9			-51/+49°C		
S	Ş	45°C			-34/+71°C		
					MIL-E-4158		
	1		0100		TEMPERATE	DESER	DESERT/TROPICAL
G G MS		35°C					
G _M M _P	5	20°C	-54/+52°C		-40/+52°C		J. 18+/U
G _F	ے کی	45°C				_	•
ر	ر	45°C				-	

Table 4.6-10
Integrated Circuit Environmental Factors

MIL-HDBK-217 E ENVIRONMENT A _{UA} = 6.0	PROPOSED ENVIRONMENT	GEOMETRIC MEAN VALUE
$A_{UB} = 7.5$ $A_{UC} = 3.0$ $A_{UF} = 9.5$ $A_{UT} = 4.0$	A _U (AIRBORNE UNINHABITED)	5.5
A _{IA} = 4.0 A _{IB} = 5.0 A _{IC} = 2.5 A _{IF} = 6.0 A _{IT} = 3.0 A _{RW} = 8.5	A _I (AIRBORNE INHABITED)	4.4
$N_U = 5.7$	N _U (NAVAL UNSHELTERED)	5.7
N _{UU} = 6.3	N _{UU} (NAVAL UNDERSEA UNSHELTERED)	6.3
U _{SL} = 11.0	N _{UL} (NAVAL UNDERSEA LAUNCH)	11.0
$N_{H} = 5.9$ $N_{S} = 4.0$ $N_{SB} = 4.0$	N _I (NAVAL INHABITED)	4.6
$M_{FA} = 5.4$ $M_{FF} = 3.9$ $M_{L} = 13$	M _F (MISSILE FLIGHT)	6.5
S _F = 0.9	S _F (SPACE FLIGHT)	0.9
$G_{B} = 0.38$ $G_{MS} = 0.65$	GB (GROUND BENIGN)	0.5
$G_{M} = 4.2$ $M_{P} = 3.8$	G _M (GROUND MOBILE)	4.0
G _F = 2.5	G _F (GROUND FIXED)	2.5
C _L = 220	C _L (CANNON LAUNCH)	220

5.0 MODEL VALIDATION

Data to model the failure rates of new technology devices was sparse since most of these devices have only recently become available commercially. The collection of data was further hampered by the proprietary nature of much of the data. Consequently, all of the data which was collected was used in the development of the models and could not be used for validation. The alternative validation methodology was to compare the predicted early life failure rates of representative microcircuits with the observed range of values from the database. The resulting values of the predicted to observed ratio were then evaluated for model accuracy. When only one data point was found, the high, low, and average values are the same. In addition, a comparison to the extrapolated MIL-HDBK-217 model has been made where appropriate. Table 5-1 presents the results of this effort. Some of the models are optimistic, some conservative; some yield higher failure rates than MIL-HDBK-217, some lower. All average failure rates are within the realm of acceptability, and most are conservative. No models for GaAs microcircuits exist in the current version of the MIL-HDBK. However, figure 5-1 compares the integrated circuit digital and MMIC GaAs models to the silicon based 217E GaAs driver FET model, the 217E Notice-1 GaAs low noise FET model, and the 217E Silicon ALS digital integrated circuit model. The higher activation energies for the GaAs integrated circuit models are apparent and indicate a higher temperature dependence of the failure rate at higher temperatures where the active device failure rates dominate the models. The effect of the passive failure rate term of the model is observed at the lower temperature. The comparison also indicates that the integrated circuit GaAs model failure rates lie between the discrete GaAs models and the silicon ALS digital integrated circuit model.

The hybrid model was validated by calculating several hybrid examples and comparing results with MIL-HDBK-217E. The calculations and results are shown below. For these calculations, it was assumed that the effects of the wearout failure mechanisms for the die and package were negligible.

Table 5-1

MODEL VALIDATION

966 .766 338 .98 38 94 99 2.19 0.91 1.03 21.1 32.2 $y^{1/y}$ (NOT) 866 .766 338 $y^{1/y}$ 1.03 80 99 1.00 88 . 98 .38 (AVG) 6.47 2.94 991 338 998 (HIGH) λρ/λο . 18 35 1.03 63 98 .38 99 55 4 .06942 .0290 .1456 .1188 (at In) .125 .451 7117. .697 2.53 4.25 2.05 6.38 γ .0768 .0768 .0320 6942 λ217Ε* (at Io) 6.5 13.0 5.0 7.8 7.8 (J.) 125 70 70 125 125 150 150 150 125 125 125 70 .1545 **2199** . 1803 .0059 0000 (MOT) 206 033 9 2.09 5.55 2.12 1.83 6.39 (AVG.) 1803 0424 0230 **6677** .1827 515 2 391 2.09 6.39 1.83 5.55 2.12 (HIGH) .2294 .1803 .1627 .6677 ۶ 305 2.12 1.29 4.58 2.09 6.39 5.55 1.83 EEPROM, Tex-Poly SRAM, NMOS, 16k bit D level (30K-60K Gates) 16 bit µp (MOS) 16 bit mp (TTL) DRAM, NMOS, 64K bit D level (30K-60K Gates) EEPROM, FLOTOX SRAM, TTL, 2K bit D Level NMOS 16K bit, NMOS 16K bit, GaAs Passive GaAs Digital GaAs MMIC CMOS VLSI CMOS VLSI D level) level DEVICE TYPE

 $\lambda_{217E} = \lambda_{Predicted Per MIL-HDBK-217E}$ (Extrapolated As Necessary) $\lambda_p = \lambda$ Predicted, New Model $\lambda_0 = \lambda$ Observed


Table 5-1 (cont)
MODEL VALIDATION

DEVICE (۷	ο _χ	2	τ0	λ217Ε*	ď	ον/αν	0γ/dγ	0γ/dγ
TYPE	(HIGH)	(AVG.)	(MOT)	(0.)	$(at T_0)$	(at In)	(HIGH)	(AVG)	(MOT)
EEPROM, Tex-Poly	1.72	1.72	1.72	125	15.6	1.41	.82	. 82	.82
D level									
1	2.55	2.55	2.55	125	15.6	1.39	. 54	. 54	. 54
64K bit, U Level	91 0	C L	10	100	V 30	00. [CC	
UVEPROM, CMOS 64K, D Level	<u>o</u> 	4.53	٤.	671	40.4	1 . 38	- -	. 30	<u>.</u>
UVEPROM, NMOS	6.04	6.04	6.04	125	52.8	2.77	. 46	. 46	.46
IVEDBOM NACK	3 14	3 14	3 14	125	105 6	5 55	76	1 76	1 76
512K, D Level	<u>-</u>	· ·		- 1	9	; ;	•		
FPLA, TTL									
< 100 gates	13.86	7.62	1.39	125	3.0	8.57	. 62	1.12	91.9
D Level									
ROM, NMOS	.34	.34	. 34	125	9.1	ا 0.0	3.12	12	3.12
32K, D Level					}		}.		
ROM, NMOS	1.67	1.67	1.67	125	9.1	1.06	. 63	. 63	.63
ROM, NMOS	1.80	1.80	08.	125	18.2	2.13	- 1.8		1.18
256K				100	c	0.5 L			1 03
PKUM, IIL	4.00.		00.4	C71	3.0	60.7	76.1	1.92	76.1
8K, U Level		3		10.0	c	-			5
PROM, IIL	4 -0.		4 .0.	125	3.0	69./	76.1	76.1	76.1
PROM, TTL	7.70	7.70	7.70	125	0.9	15.4	2.0	2.0	2.0
32K, D Level									
LS TTL	2200.0	57.2	31.5	125	12.3	36.2	910.	. 63	1.15
Linear Hybrid									

λ217E = λ Predicted Per MIL-HDBK-217E (Extrapolated As Necessary) λ_p = λ Predicted, New Model $\lambda_0 = \lambda$ Observed

Figure 5-1

GaAs Model Comparison with 217E Models



Example 1

Hybrid Microcircuit Description: RAM I/O, Digilog

Part Number: 586R290

Package: Hermetic, Butterfly; 1.0 x 2.0 in seal; 1.75 x 0.8 in.

substrate

Interconnections: Bimetal 165; single metal 74

Active Components: 4-54LS374; 1-54LS154; 1-54LS175; 1-54LS74;

1-54LS04; 1-54LS08; 1-7820

Passive Components: 2-Ceramic chip capacitors, 15% stress ratio,

 $0.1 \mu f$

1-Ceramic chip capacitor, 15% stress ratio,

.001 µf

4-Thick film resistors

Environment: AUF; 45°C package temperature screened to MIL-STD-883,

Method 5008, $\pi_0 = 1.0$

Calculation per MIL-HDBK-217E:

Failure rate of ICs $(\lambda_C \pi_G) = 0.0584$

Failure rate of chip capacitors (includes π_G) = 0.0594

Failure rate of resistors = 0.0004

Failure rate of interconnects = 0.1141

Failure rate of package = 0.1016

Density factor $(\pi_D) = 2.10$

Function factor $(\pi_F) \approx 1.25$

.Environmental factor $(\pi_F) = 4.0$

Quality factor $(\pi_0) = 1.0$

 $\lambda = \{(\Sigma N_C \lambda_C \pi_G) + [N_R \lambda_R + \Sigma N_I \lambda_I + \lambda_S] \pi_F \pi_F \} \pi_O \pi_D$

 $= \{[(0.0584)+(0.0594)]+[0.0004+0.114]+0.1016](1.25)(4.0)\}(1.0)(2.10)$

 $= \{0.1178+1.0805\}(1.0)(2.10)$

 \approx 2.52 failures/10⁶ hours

Calculation - per equation 4.4.4:

$$\lambda = \{ \Sigma N_{C} \lambda_{C} (1 + .2\pi_{E}) \} \pi_{O} \pi_{L} \pi_{F}$$

- $= \{[.0584 + (.0594 / 0.8)](1 + (.2)(4.0)\} (1.0)(1.0)(5.8)$
- $= \{(.13265)(1.8)\}5.8$
- = 1.38 failures/10⁶ hours

Example 2

Hybrid Microcircuit Description: Inverter Bridge, Power

Part Number: 584R551

Package: Hermetic, PHP, 1.3 x 1.7 in seal; 1.5 x 1.0 in. substrate

Interconnections: Bimetal 14; single metal 36

Active Components: 4-Si NPN Darlington transistors (MJ10009)

27% stress ratio for voltage,12.7% stress ratio for power;

Switching application, 175 W rating

4-Si General purpose diodes (Solitron ZLX-C-101);

54% stress ratio, switching application 10 A rating

Passive Components: 4-Tantalum chip capacitors, 10% stress ratio, 0.27 uf

8-Thick film substrate resistors

Environment: AUF; 100°C package temperature screened to MIL-STD-883.

Method 5008, $\pi_0 = 1.0$

Calculation per MIL-HDBK-217E:

Failure rate of transistors (includes π_G) = 0.0196

Failure rate of diodes (includes π_G) = 0.0029

Failure rate of capacitors (includes π_G) = 0.4307

Failure rate of resistors = 0.0016

Failure rate of package = 1.1336

Failure rate of interconnects = 0.1712

Density factor $(\pi_0) = 1.02$

Function factor $(\pi_F) = 1.25$

Environmental factor $(\pi_F) = 4.0$

Quality factor $(\pi_0) = 1.0$

 $\lambda = \{(\Sigma N_C \lambda_C \pi_G) + [N_R \lambda_R + \Sigma N_I \lambda_I + \lambda_S] \pi_F \pi_E \} \pi_Q \pi_D$

 $= \{ 0.4532 + [0.0016 + 0.1712 + 1.1336] (1.25)(4.0) \} (1.0)(1.02)$

= (0.4532 + 6.532) (1.02)

= 7.125 failures/ 10^6 hours

Calculation per equation 4.4.4:

$$\lambda = \{ \sum_{C} \sum_{C} (1 + .2\pi_{E}) \} \pi_{Q} \pi_{L} \pi_{F}$$

$$= \{ [(.0196 / .4) + (.0029 / .2) + (.4307 / .8)] [1 + .2 (4.0)] \} (1.0) (1.0) (21)$$

- = (.6019)(1.8)(21)
- = (1.083)(21)
- = 22.75 failures / 10^6 hours

Example 3

Hybrid Microcircuit Description: Dumped Integrator, Digital

Part Number: 585R927

Package: Hermetic, Butterfly, 1.0 x 2.0 in seal; 1.75 x 0.8 in. substrate

Interconnections: Bimetal 212; single metal 58 Active Components: 4-10581; 1-10579; 3-10576

Passive Components: 4-Ceramic chip capacitors, 10% stress ratio, 1000 pf

8-Chip resistors

Environment: AUF; 80°C package temperature screened to MIL-STD-883,

Method 5008, $\pi_0 = 1.0$

Calculation per MIL-HDBK-217E:

Failure rate of ICs $(\lambda_C \pi_G) = 0.176$

Failure rate of chip capacitors (includes π_G) = 0.0365

Failure rate of resistors = 0.0012

Failure rate of interconnects = 0.6077

Failure rate of package = 0.5143

Density factor $(\pi_D) = 2.24$

Function factor $(\pi_F) = 1.0$

Environmental factor $(\pi_E) = 4.0$

Quality factor $(\pi_0) = 1.0$

$$\lambda = \{ (\Sigma N_C \lambda_C \pi_G) + [N_R \lambda_R + \Sigma N_I \lambda_I + \lambda_S] \pi_F \pi_E \} \pi_Q \pi_D$$

$$= \{ 0.2125 + [0.0012 + 0.6077 + 0.5143] (1.0)(4.0) \} (1.0)(2.24)$$

= (0.2125 + 4.4928) (2.24) = 10.540 failures/10⁶ hours

Calculation per equation 4.4.4:

$$\lambda = \{ \sum_{C} \sum_{C} (1 + .2\pi_{E}) \} \pi_{Q} \pi_{L} \pi_{F}$$

$$= \{ [0.176 + (0.0365 / .8)][1 + (.2)(4.0)] \} (1.0)(1.0)(1.0)$$

$$= \{ (.2216)(1.8) \} 1.0$$

$$= 0.39 \text{ failures}/10^{6} \text{ hours}$$

6.0 CONCLUSIONS AND RECOMMENDATIONS

The base failure rate of a VLSI/ULSI microcircuit is due to common cause failures. The final failure rate is adjusted for the lack of ability to eliminate assignable causes of failure from the device population. Development of the failure distributions, early in the life cycle of the microcircuit, by use of test structures designed explicitly for reliability stress testing should be evaluated. It is realized that the test structure stress tests initially only consider the intrinsic reliability of the microcircuit. However, available life test data indicates that many microcircuit failures are due to random point defects. The ability to model this defect density is imperative in the development of an accurate, comprehensive early and middle life VLSI/ULSI reliability prediction model. Therefore, the development of a succinct set of test structures to evaluate the failure rates due to random defects is needed. These structures may have a form similar to those structures used in the generic MIL-M-38510/605 qualifications of product lines.

For the end life prediction models developed, two follow-on efforts were identified: determining the current density dependence on microcircuit complexity, and determining the cause of variability in the TDDB electric field constant β .

If the user does not know the maximum current density in the microcircuit, he must use a default value of $0.125~\text{MA/cm}^2$, regardless of technology. It is realized that VLSI/ULSI microcircuits approach the MIL-M-38510 current density

limit of 0.5 MA/cm² more than the earlier technologies because of the greater circuit densities. A review of metal interconnect widths and thicknesses should be performed to determine the relationship between current density and microcircuit complexity.

From a review of papers which develop the TDDB electric field acceleration constant, β , it is observed (with one exception [13]) that different oxide thicknesses have different values for β . The cause of the "variability" in this "constant" should be identified.

The scope of the memory reliability modeling project necessitated limitations on certain aspects of the model development. In addition, information gained regarding some areas of memory suggest the desirability of continuing analysis in specific areas.

Perhaps the most important area that requires further evaluation in UVEPROM, and Flash/NMOS EEPROM is endurance (the failure rate contributed by erase/write cycling). The Time Dependent Dielectric Breakdown model was found to be inadequate for representing the effect of reprogramming. The available data suggest that the combination of high electrical stress and thin oxides precipitate failure in "non-perfect" oxides, and does not lend itself to modeling using deterministic methods. A recommendation in this area is to gather endurance test data for these devices, or generate such data in the event that sufficient test results are not available. An approach similar to that taken for Flotox/Textured-Poly EEPROMs (see section 4.2.2.2) may then be used.

Soft Errors (see section 4.2.2.1) were found to be a significant failure mechanism, at least for certain MOS RAMs under certain circumstances. Further investigation should be devoted to this area. A suggested approach is to use deterministic methods, evaluating the influencing factors outlined in 4.2.2.1 in conjunction with data regarding the sensitivities of different devices. No field data was found during this modeling task that could be used to derive soft error failure rates, and it is likely that such data is not available in sufficient quantity to derive failure rates using probabilistic methods.

Other recommendations relative to memories are as follows:

- (1) Refine gate oxide thickness and area charts for all memories. This will permit a more accurate representation of the contribution of time dependent dielectric breakdown.
- (2) Collect more life test data to develop a refined model of the defect related failure rate.

MDR-21 was used in the development of several models for this contract. However, MDR-21 needs to be updated to reflect the latest data in the RAC database. This will allow for more accurate determination of screening effectiveness (π_Q values) and activation energies for assignable cause failure mechanisms. The RAC database itself needs to be evaluated for its format and content: it is difficult to read and it contains fields with little or no data of use.

Recommendations for follow-on activities in the packaging area are contained in appendices F, G and H of this report.

The MMIC and digital GaAs failure rate models are believed to be reasonably representative of failure rates for GaAs integrated circuits using MESFET technology and gold based metallization because the models are based on current GaAs integrated circuit failure data. Although the data was limited in quantity, a consensus appeared in the data with regard to the dominant failure mechanism, failure rates, and activation energies especially in the case of the MMIC model. The failure rate data came from published accelerated life test reports and could therefore be relatively optimistic although the data should be representative of good processes under control.

The GaAs models developed in this contract should be continually refined and updated based on new data sources as new data becomes available. The application and complexity factors can be updated as new and more varied applications and higher complexity GaAs devices appear. As field data becomes available on devices with a high number of operating hours, new failure

mechanisms may appear and will have to be added to the models. Careful observation of the passive element failures may improve the passive device factors in the models. More digital GaAs failure rate data should be monitored and compared to the failure rates appearing in the digital model since the model is strongly influenced by a large sample of devices from one manufacturer (GigaBit).

Additional failure rate model efforts should also include new technology GaAs devices which are beginning to emerge. Microwave/Millimeter-wave Integrated Circuits (MIMICs) are higher frequency (30 - 300 GHz) GaAs devices and will be using high electron mobility transistors (HEMT) or heterojunction bipolar transistors (HBT) as the active devices on these integrated circuits. Linear GaAs integrated circuits (op amps, comparators, ...) are also emerging and their failure rates should be monitored for possible model development or the inclusion of an application term.

Due to the experiences encountered on this contract with regard to proprietary information, limited reliability testing and data, and limited or questionable reliability analysis (for failure mechanisms) on advanced emerging technologies, it is highly recommended that independent accelerated life tests be performed by a single contractor to address these concerns. For companies building and selling emerging devices, reliability issues are often a secondary concern. The single contractor would have to have excellent failure analysis capabilities (for determination of failure mechanisms), adequate environmental facilities (for accelerated temperature exposure), adequate electrical testing (for proper biasing, protection, and parametric measurements), and extensive experience in reliability data analysis (for correct interpretation of results and modeling). The major advantage of this recommendation is complete control of part section (all applicable devices can be purchased and covered), conditions (all applicable electrical and environmental conditions can be explored), and analysis (failure mechanism, data, and model analysis). The effort would be expensive but would be the best way to get complete, accurate, and timely failure rate models for emerging technologies.

7.0 BIBLIOGRAPHY

- 1. Pucknell, Douglas A., et. al., Basic VLSI Design Systems and Circuits. Prentice Hall, 1988.
- 2. Einspruch, Norman G., VLSI Handbook, Academic Press, 1985.
- 3. Westinghouse Electric Corporation (Advanced Technology Labs), Integrated Circuit Fabrication Line.
- Holton, William C., et. al., "A Perspective on CMOS Technology Trends". 4. Proceedings of the IEEE, December 1986, p. 1646.
- Mavor, J., et. al., Introduction to MOS LSI Design, Addison-Wesley, 1983.
- Ferry, David K., et. al., Ultra Large Scale Integrated Microelectronics. 6. Prentice Hall, 1988.
- Meindl, James D., "Ultra-Large Scale Integration", IEEE Transactions on 7. Electron Devices, November 1984, p. 1555.
- Whelan, Bill, Intel Corporation, telecon April 1989. 8.
- Myers, Glenford J., et. al., "Microprocessor Technology Trends". Proceedings of the IEEE, December 1986, p. 1605.
- Ning, Tak H., et. al., "Bipolar Trends", Proceedings of the IEEE, December 1986, p. 1669.
- Yamabe, Kikuo, et.al., "Thickness Dependence of Dielectric Breakdown Failure of Thermal SiO2 Films", Reliability Physics 1983, IEEE, p. 184.
- Baglee, David A., "Characteristics & Reliability of 100 A Oxides", Reliability Physics 1984, IEEE, p. 152.
- Hokari, Yasuaki, "Reliability of 6-10 nm Thermal SiO2 Films Showing 13. Intrinsic Dielectric Integrity", IEEE Transactions on Electron Devices, November 1985, p. 2485.
- Nguyen, Thao N., et. al., "A New Failure Mode of Very Thin (<50 A) Thermal SiO2 Films", Reliability Physics 1987, IEEE, p. 66.
- Anolick, Eugene S., et. al., "Low Field Time Dependent Dielectric Integrity", Reliability Physics 1979, IEEE, p. 8.
- Crook, Dwight L., "Method of Determining Reliability Screens for Time Dependent Dielectric Breakdown", Reliability Physics 1979, IEEE, p. 1.
- Abadeer, Bill, et. al., "Dielectric Integrity Test at Wafer Level", 1985 Workshop Final Report, WRAW, p. 195.
- Black, James, R., "Mass Transport of Aluminum by Momentum Exchange with Conducting Electrons", Reliability Physics 1968, IEEE, p. 148. Olier, C.B., et. al., "Theory of the Failure of Semiconductor Contacts by
- 19. Electromigration", Reliability Physics 1970, IEEE, p. 116.
- Nagasawa, Eiji, et. al., "Electromigration of Sputtered Al-Si Alloy 20. Films", Reliability Physics 1979, IEEE, p. 64.
- Ghate, P.B., "Electromigration Testing of Al-Alloy Films", Reliability Physics 1981, IEEE, p. 243.
- Schafft, H.A., et. al., "Report on an Interlaboratory Electromigration 22. Experiment," IEEE VLSI Workshop on Test Structures, February 1986, p. 305.
- Schafft, Harry A., "Electromigration Guidelines for t50 Measurements", 23. 1986 Workshop Final Report, WRAW, p. 149.
- Vaidya, S., et. al., "Electromigration Resistance of Fine-Line Al for VLSI Applications", Reliability Physics 1980, IEEE, p. 165.
- RADC-TR-83-244. 25.
- Towner, Janet M., et. al., "Aluminum Electromigration Under Pulsed D.C. Conditions", Reliability Physics 1983, IEEE, p. 36.
- 27. RADC-TR-85-175.

- Black, James R., "Electromigration of Al-Si Alloy Films", Reliability Physics 1978, IEEE, p. 233.
- Vaidya, S., et. al., "Electromigration Induced Leakage at Shallow 29. Junction Contacts Metallized with Aluminum/Poly-Silicon", Reliability Physics 1982, IEEE, p. 50.
- Gargini, P. A., et. al., "Elimination of Silicon Electromigration in Contacts by the Use of an Interposed Barrier Metal", Reliability Physics 1982, IEEE, p. 66.
- Towner, Janet M., "Electromigration-Induced Short Circuit Failure". 31. Reliability Physics 1985, IEEE, p. 81.
- Root, Bryan J., et. al., "Wafer Level Electromigration Tests for 32.
- Production Monitoring", Reliability Physics 1985, IEEE, p. 100. Partridge, J., et. al., "Aluminum Electromigration Parameters", 33. Reliability Physics 1985, IEEE, p. 119.
- Wu, C. J., et. al., "Effects of Substrate Thermal Characteristics on the 34. Electromigration Behavior of Al Thin Film Conductors", Reliability Physics 1983, IEEE, p. 24.
- Partridge, J., et. al., "Electromigration, Thermal Analysis and Die 35. Attach - A Case History", Reliability Physics 1982, IEEE, p. 34.
- RADC-TR-pending, "VHSIC/VHSIC-Like Reliability Prediction Modeling", ITT 36. Research Institute, Honeywell SSED. December 1988.
- 37. Anello, C., "On the Maximum Likelihood Estimation of Failure Probabilities in the Presence of Competing Risks", Technical Paper RAC-TP-291, Research Analysis Corp., McLean, VA., 1968.
- Price, J., Proceedings of the IEEE, Vol. 58, 1970, p. 1290. 38.
- Anolick, E. S., et. al., "Application of Step Stress to Time Dependent Breakdown", Reliability Physics 1981, IEEE, p. 23.
- Wong, Kam L., et. al., "Culprits Causing Avionic Equipment Failures". 40. 1987 Proceedings Annual Reliability and Maintainability Symposium, p. 416.
- Merchant, P., et. al., "Comparative Electromigration Tests of Al-Cu 41. Alloys", Reliability Physics 1984, IEEE, p. 259.
- 42. Calculation of EEPROM Board MTBF. SEEQ Technology Inc. 11/87.
- Reliability Data for EEPROMs. SEEQ Technology Inc. 10/86. 43.
- Mielke, Fazio, and Liou, "Reliability Comparison of Flotox and Textured-Polysilicon EEPROMs", 1987 IEEE/IRPS.
- Verma and Mielke, "Reliability Performance of ETOX Based Flash Memories", 45. 1988 IEEE/IRPS.
- 46. Sweetman and Haifley, "Reliability Enhancements - Million Cycle EEPROMs", 1987 IEEE Annual R&M Symposium Proceeding.
- 47.
- Mielke, "New EPROM Data Loss Mechanisms", 1983 IEEE/IRPS. Alexander, "Accelerated Testing in FAMOS devices 8K EPROM", 1978 Proc. Rel. Physics.
- Baker and Mielke, "Detecting Quality and Reliability Defects in EPROMs". 49. Electronics Test. 11/83.
- 50. Conn, Eachus, Klema, Pyle, Schwiesow, "Update of Reliability concerns on MOS memory integrated circuits" 1986 IEEE Proc. Region 5 Conf..
- Martin, "Static RAMs Progress, Diversify and Specialize", Computer Design 51. 10/15/87.
- Meyer, "Programmable Logic Overview" VLSI Systems Design, 10/87. 52.
- Palm, "Determining System Reliability Data From EEPROM Endurance Data", 53. 1988 Xicor data book.
- 54. Caywood, "Endurance of Nonvolatile Memories", 1988 Xicor data book.

- 55. Wegener and Guterman "The Prediction of Textured Poly Floating Gate Memory Endurance", 1985 IEEE/IRPS.
- 56. Haifley, "Endurance of EEPROMs with On-Chip Error Correction", 1987 IEEE.
- 57. Duvvury, Redwine, Kitagawa, Haas, Chuang, Beydler, Hyslop, "Impact of Hot Carriers On DRAM circuits", 1987 IEEE/IRPS.
- 58. Cahoon, Thornewell, Tsai, Gukelberger, Sylvestri, and Orro, "Hot Electron Induced Retention Time Degradation in MOS DRAMs", 1986 IEEE/IRPS.
- 59. Yao, Tzou, Cheung, Chan, "Structure and Frequency Dependence of Hot Carrier Induced Degradation in CMOS VLSI", 1987 IEEE/IRPS.
- 60. Cham, Hui, Vande Voorde, Fu, "Self-Limiting Behavior of Hot Carrier Degradation and its Implication on the Validity of Lifetime Extraction by Accelerated Stress", 1987 IEEE/IRPS.
- 61. Itsumi, "Positive and Negative Charging of Thermally Grown SiO2 induced by Fowler-Nordheim Tunneling", Journal of Applied Physics 5/81.
- 62. Meyer, Crook, "Model for Oxide Wearout Due to Charge Trapping" 1983 IEEE/IRPS.
- 63. Brewer, "MNOS Density Parameters" IEEE Trans. on Reliability 5/77.
- 64. White, Dziminski, Peckarar, "Endurance of Thin Oxide Nonvolatile MNOS Memory Transistors", IEEE Trans. on Electron Devices 5/77.
- 65. Yatsuda, Nabetani, Uchida, Minami, Teresawa, Hagiwara, Katto, Yasui, "Hi-MNOS II Technology For a 64 Kbit Byte-Eraseable 5v Only EEPROM, IEEE Journal of SS Circuits 2/85.
- 66. Schadel, "Device Failure Mechanisms In Integrated Circuits", Institute Of Physics Conf ser. no. 69 1983.
- 67. Seeg data book 1987/88.
- 68. Xicor data book 1988.
- 69. Intel reliability report RR-35F.
- 70. Signetics Std. Product Reliability Summaries 1986, 87, 88, 89.
- 71. Gear, "FAMOS PROM Reliability Studies", 1976 Proc. Rel. Physics.
- 72. Prickett, Caywood, Ellis, "Trapping In Tunnel Oxides Grown On Textured Polysilicon", 1983 IEEE/IRPS.
- 73. Yatsuda, et. al., "Hi-MNOS II Technology for a 64 kbit Byte-Eraseable 5v only EEPROM, 2/85 IEEE Journ. SS Ckts.
- 74. Ajiki, Sugimoto, Higuchi, Kumada, "Temperature Accelerated Estimation of MNOS Reliability, 1981 IEEE/Proc. IRPS.
- 75. White, Dzimianski, Peckerar, "Endurance of Thin Oxide MNOS Memory Transistors", IEEE Trans. on Elec. Devices 5/77.
- 76. Arsenault, Roberts, "MOS Semiconductor RAM Failure Rate", Microelectronics and Reliability Vol. 19 1979.
- 77. Salvo, Sasaki, "Reliability Evaluation Of CMOS RAMs", 1982 ISTFA Proceedings.
- 78. Wendell, Segers, Wang, "Predicting Oxide Failure Rates Using The Matrix Of a 64K DRAM chip, 1984 IEEE/IRPS.
- Lechner, Mohr, Papp, "Holding Time Distribution in dynamic MOS RAMs", Int. J. Elec. 1986.
- 80. Takeda, et. al., "Key Factors In Reducing Soft Errors In Mega-Bit DRAMs", 1987 IEEE/IRPS.
- 81. Ishiuchi, et. al., "Soft Error Rate Reduction In Dynamic Memory With Trench Capacitor Cell", 1986 IEEE/IRPS.
- Trench Capacitor Cell", 1986 IEEE/IRPS.
 82. Miller, Hecht, Morris, "Accounting For Soft Errors In Memory Reliability Prediction", 1989 IEEE Proc. R&M Symp..
- 83. William J. Roesch, "Gallium Arsenide IC Reliability", Tutorial Notes, IRPS, 1988..

- 84. W.J. Roesch and M.F. Peters, "Depletion Mode GaAs IC Reliability", GaAs IC Symposium, 1987.
- 85. J. Tenedorio, S. Porro, G. Mathur & P. Bacon, "Reliability and RF Performance Stability of a 6-18 GHz MMIC Amplifier", ManTech Conference, 1987.
- 86. Y. Hosono, "Stability and Reliability Investigation on Fully ECL Compatible High Speed GaAs Logic ICs", Microwave and Millimeter-wave Monolithic Circuits Symposium, 1987.
- 87. R. Venkataraman, J.I. Kotz & B.M. Welch, "Baseline Reliability of Commercial Gallium Arsenide Integrated Circuits", ManTech Conference, 1987.
- 88. R. Venkataraman, "GaAs IC Reliability and Quality Assurance Handbook," GigaBit GaAs IC Databook, 1988.
- 89. D.J. LaCombe, Response from survey mailing, General Electric Co., 1988...
- 90. "GaAs Analog MMICs", NEC Corp. Databook, 1988.
- 91. "GaAs FET MMIC Control Product Process Screening and Quality Procedures", M/A-COM Semiconductor Databook, 1988.
- 92. William J. Roesch and Douglas Stunkard, "Proving GaAs Reliability with IC Element Testing."
- 93. Ralph E. Williams, <u>Gallium Arsenide Processing Techniques</u>, Artech House Inc., 1984.
- 94. S.M. Sze, Physics of Semiconductor Devices, John Wiley & Sons, 1981.
- 95. James V. DiLorenzo and Deen D. Khandelwal (editors), <u>GaAs FET Principles</u> and <u>Technology</u>, Artech House, Inc., 1982.
- 96. F. Wilhemsen, R. Yee, T. Zee & N. Osbrink, "Temperature vs. Reliability in Power GaAs FETs and MIC GaAs FET Power Amplifiers", Microwave Journal, May 1984.
- 97. Microprocessor Reliability Report, Intel Corporation, 1985.
- 98. Eva Freeman; "Cost Device Speed, Size, and Reliability Determine the Best Package for an ASIC," EDN, April 30, 1987.
- 99. E.R. Hnatek, VLSIO Packages. How They Stand Up to Environmental Stress Testing, Evaluation Engineering, Vol. 24 No. 5, May 1985, pp. 47-49.
- 100. P.B. Wesling, Thermal Characterization of a 149-Lead VLSI Package with Heatsink, IEEE Semiconductor Thermal and Temperature Measurement Symposium, 4th, 1988.
- 101. HRD4, <u>Handbook of Reliability Data for Components Used in Telecommunications Systems</u>, British Telecom, January 1987.
- 102. C. Anderson, Advanced Micro Devices, Inc., Private Communication, 1989.
- 103. T. Hancock and L. Schonian-Hill, National Semiconductor Corp., Private 'Communication, 1989.
- 104. Reliability Analysis Center (RAC) microcircuit database, 1988.

Downloaded from http://www.everyspec.com

APPENDIX A

5.1.2 MIL-HDBK-217 (REV)	Microelectronic Devices
--------------------------	-------------------------

- 5.1.2.1 Monolithic Bipolar Digital and Linear Gate/Logic Array Devices
- 5.1.2.2 Monolithic MOS Digital and Gate/Logic Array Linear Devices
- 5.1.2.3 Monolithic Bipolar and MOS Digital Microprocessor Devices
- 5.1.2.4 Monolithic Bipolar and MOS Memory Devices
- 5.1.2.5 Monolithic GaAs Digital Devices
- 5.1.2.6 Monolithic GaAs MMIC Devices
- 5.1.2.7 Tables for Monolithic Model Parameters
- 5.1.2.8 Example Failure Rate Calculations (Monolithic)
- 5.1.2.9 Multi-chip Hybrid Microcircuits
- 5.1.2.10 Magnetic Bubble Memory Devices
- 5.1.2.11 Surface Acoustic Wave (SAW) Devices

5.1.2 Microelectronic Devices. This section presents updated MIL-HDBK-217 failure rate prediction models for nine major classes of microelectronic devices, which are denoted by an asterisk (*).

Monolithic Bipolar Digital and	
Linear Gate/Logic Array Devices (*)	Section 5.1.2.1
Monolithic MOS Digital and	
Linear Gate/Logic Array Devices (*)	Section 5.1.2.2
Monolithic Bipolar and MOS Digital	
Microprocessor Device (Including Controllers) (*)	Section 5.1.2.3
Monolithic Bipolar and MOS Memory Devices (*)	Section 5.1.2.4
Monolithic GaAs Digital Devices (*)	Section 5.1.2.5
Monolithic GaAs MMIC Devices (*)	Section 5.1.2.6
Tables for Monolithic Models Parameters	Section 5.1.2.7
Example Failure Rate Calculations	Section 5.1.2.8
Hybrid Microcircuits (*)	Section 5.1.2.9
Magnetic Bubble Memories (*)	Section 5.1.2.10
Surface Acoustic Wave Devices (*)	Section 5.1.2.11

This revision of MIL-HDBK-217 addresses these technologies and provides new prediction models for bipolar and MOS VLSI microcircuits with gate counts up to 60.000. linear microcircuits with up to 3000 transistors, bipolar and MOS digital microprocessors and co-processors up to 32 bits, memory devices with up to 2 million bits. GaAs monolithic microwave integrated circuits (MMICs) with up to 1,000 active elements, and GaAs digital ICs with up to 10,000 transistors. A major departure from previous versions of the handbook is made in the monolithic bipolar and MOS models by the inclusion of effective hazard rates for the two predominant wearout failure mechanisms, electromigration and time-dependent dielectric breakdown. The early life, or assignable cause, failure rate continues to be represented by C1 and C2 factors which account for the contributions of the die and package, respectively, as functions of complexity. The C₁ factors have been extensively revised to reflect new technology devices with improved reliability, and the activation energies representing the temperature sensitivity of the dice (π_T) have been changed for MOS devices and for memories. The C2 factor remains unchanged from the previous version. but includes pin grid arrays using the same model as hermetic, solder-sealed dual in-line packages. New values have been included for the quality factor (π_0) , the learning factor (π_I) , and the environmental factor (π_F) . The model for hybrid microcircuits has been revised to be simpler to use, to delete the temperature dependence of the seal and interconnect failure rate contributions, and to provide a method of calculating chip junction temperatures.

In the title description of each monolithic device type, Bipolar represents all TTL, ASTTL, DTL, ECL, CML, ALSTTL, HTTL, FTTL, LTTL, STTL, LSTTL, IIL, I³L and ISL devices. MOS represents all metal-oxide microcircuits, which includes MNOS, PMOS, CMOS and MNMOS fabricated on various substrates such as sapphire, poly crystalline or single crystal silicon. The hybrid model is structured to accommodate all of the monolithic chip device types and various complexity levels.

Monolithic memory complexity factors are expressed in the number of bits in accordance with JEDEC STD 21A. This standard, which is used by all government and industry agencies that deal with microcircuit memories, states that memories of 1024 bits and greater shall be expressed as K bits, where 1K = 1024 bits. For example, a 16K memory has 16,384 bits, a 64K memory has 65,536 bits and a 1M memory has 1,048,576 bits. Exact numbers of bits are not used for memories of 1024 bits and greater.

The monolithic device models, along with parameter descriptions and instructions for quantifying the parameters are presented in Sections 5.1.2.1 through 5.1.2.6. The tables used for quantifying the model parameters are presented in Section 5.1.2.7.

Models for magnetic bubble memories and model for Surface Acoustic Wave (SAW) devices are listed after the hybrid section.

For devices having both linear and digital functions not covered by MIL-M-38510, use the linear model. Line drivers and line receivers are considered linear devices. For linear devices not covered by MIL-M-38510, use the transistor count from the schematic diagram of the device to determine circuit complexity.

Microprocessors (including controllers) are classified by the number of bits in the data word. This notation is used in data sheets and application notes. For example, the 8080 is an 8 bit microprocessor, the 8086 is a 16 bit microprocessor, etc.

For digital devices not covered by MIL-M-38510, use the gate count as determined from the logic diagram. A J-K to R-S flip flop is equivalent to 6 gates when used as part of an LSI circuit. For the purpose of this Handbook, a gate is considered to be any one of the following functions; AND, OR, exclusive OR, NAND, NOR and inverter. When a logic diagram is unavailable, use device transistor count to determine gate count using the following expressions:

Bipolar: No. Gates = No. Transistors ÷ 3.0

CMOS: No. Gates = No. Transistors ÷ 4.0

Other MOS: No. Gates = No. Transistors ÷ 3.0

The prediction models for monolithic VLSI/ULSI microcircuits have the form

$$\lambda_{P}(t_{0}) = \lambda_{AC} + \lambda_{TDDB}(t_{0}) + \lambda_{EM}(t_{0})$$

where

 $\lambda_p(t_0)$ = the total part failure rate (at time = t_0) in failures per 10^6 hours = the probabilistic (constant failure rate) model for ^λAC assignable cause (defect-related) failures

 $\lambda_{\text{TDDB}}(t_0)$ = the end of life model for time-dependent dielectric breakdown

 $\lambda_{EM}(t_0)$ = the end of life model for electromigration t_0 = 10,000 operating hours

5.1.2.1 Monolithic Bipolar Digital and Linear Devices
(Including Gate / Logic Arrays)

$$\lambda_{P}(t_{0}) = \lambda_{AC} + \lambda_{EM}(t_{0}) + \lambda_{TDDB}(t_{0})$$

$$\lambda_{AC} = \pi_{O} (C_{1} \pi_{T} + C_{2} \pi_{E}) \pi_{L} \qquad (in Failures / 10^{6} hours)$$

where:

 $\boldsymbol{\pi}_O$ is the quality factor, Table 5.1.2.7-1

 π_{T}^{*} is the temperature acceleration factor, Table 5.1.2.7-4

 π_{F} is the application environmental factor, Table 5.1.2.7-3

 $\boldsymbol{\pi}_{l}$ is the device learning factor, Table 5.1.2.7-2

C₁ is the circuit complexity failure rate based on gate or transistor count as follows:

DIGITAL		LINEAR	
# GATES	Cı	# TRANSISTORS	Cl
1 TO 100 101 TO 1,000 1,001 TO 3,000 3,001 TO 10,000 10,001 TO 30,000 30,001 TO 60,000	.0025 .005 .01 .02 .04	1 TO 100 101 TO 300 301 TO 1,000 1,001 TO 10,000	.01 .02 .04 .06

 C_2 is the package complexity failure rate, Table 5.1.2.7-15.

$$\lambda_{\text{FM}}(t_0)$$
 is taken from Table 5.1.2.7-17 (in Failures / 10^6 hours)

 $\lambda_{TDDB}(t_0) = 0$ for bipolar devices due to the thick oxides used in the bipolar fabrication process.

5.1.2.2 Monolithic MOS Digital and Linear Devices (Including Gate / Logic Arrays)

$$\begin{array}{l} \lambda_{P}(t_{0}) = \lambda_{AC} + \lambda_{EM}(t_{0}) + \lambda_{TDDB}(t_{0}) \\ \\ \lambda_{AC} = \pi_{Q} (C_{1} \pi_{T} + C_{2} \pi_{E}) \pi_{L} \end{array} \qquad \text{(in Failures / 10}^{6} \text{ hours)} \end{array}$$

where:

 $\boldsymbol{\pi}_{O}$ is the quality factor, Table 5.1.2.7-1

 $\ensuremath{\pi_{T}}$ is the temperature acceleration factor, Table 5.1.2.7-4

 π_{F} is the application environmental factor, Table 5.1.2.7-3

 $\boldsymbol{\pi}_{l}$ is the device learning factor, Table 5.1.2.7-2

C₁ is the circuit complexity failure rate based on gate or transistor count as follows:

DIGITAL		LINEAR	
# GATES	C ₁	# TRANSISTORS	Cl
1 TO 100 101 TO 1,000 1,001 TO 3,000 3,001 TO 10,000 10,001 TO 30,000 30,001 TO 60,000	.01 .02 .04 .08 .16	1 TO 100 101 TO 300 301 TO 1,000 1,001 TO 10,000	.01 .02 .04 .06

 C_2 is the package complexity failure rate, Table 5.1.2.7-15.

$$\lambda_{EM}(t_0)$$
 is taken from Table 5.1.2.7-17 (in Failures / 10^6 hours)

$$\lambda_{\text{TDDB}}(t_0)$$
 is taken from Table 5.1.2.7-16 (in Failures / 10^6 hours)

5.1.2.3 Monolithic Bipolar and MOS Digital Microprocessors (Including Controllers)

$$\lambda_{P}(t_{0}) = \lambda_{AC} + \lambda_{EM}(t_{0}) + \lambda_{TDDB}(t_{0})$$

$$\lambda_{AC} = \pi_{Q} (C_{1} \pi_{T} + C_{2} \pi_{E}) \pi_{L} \qquad (in Failures / 10^{6} hours)$$

where:

 π_{Q} is the quality factor, Table 5.1.2.7-1 π_{T} is the temperature acceleration factor, Table 5.1.2.7-4 π_{E} is the application environmental factor, Table 5.1.2.7-3 π_{L} is the device learning factor, Table 5.1.2.7-2 C_{1} is the circuit complexity failure rate based on bit count as follows:

									_
[.		# 8	31T	<u> </u>	L	BIPOLAR	1	MOS	_1
	Úр	to	8	Bits	1	0.06	1	0.14	1
	Up	to	16	Bits	1	0.12	1	0.28	1
ł	Up	to	32	Bits	1	0.24	L	0.56	1

 C_2 is the package complexity failure rate, Table 5.1.2.7-15.

$$\lambda_{EM}(t_0)$$
 is taken from Table 5.1.2.7~17 (in Failures / 10⁶ hours)

$$\lambda_{\text{TDDB}}(t_0)$$
 is taken from Table 5.1.2.7-16 (in Failures / 10⁶ hours)

5.1.2.4 Monolithic Bipolar and MOS Memory Devices

Read Only Memories (ROMs) - MOS and Bipolar

Programmable ROMS (PROMs) - MOS and Bipolar including:

Ultraviolet Eraseable

"Flash", MNOS, and Floating gate Electrically Eraseable

(UVE, Flash, MNOS models valid up to 100 reprogram cycles)

RAMs - including:

MOS, Bipolar, and BiMOS Static RAMs (SRAMs)

Dynamic RAMs (DRAMs)

Programmable Array Logic (PALs) - MOS and Bipolar including:

Programmable Logic Arrays (PLAs)

Masked Logic Arrays (MLAs), and Hard Array Logic (HALs)

The Model Form is:

$$\begin{array}{l} \lambda_{\mathsf{P}}(\mathsf{t}_0) = \lambda_{\mathsf{AC}} + \lambda_{\mathsf{EM}}(\mathsf{t}_0) + \lambda_{\mathsf{TDDB}}(\mathsf{t}_0) \\ = \pi_{\mathsf{O}}[\mathsf{C}_1\pi_{\mathsf{T}} + \lambda_{\mathsf{cvc}} + \mathsf{C}_2\pi_{\mathsf{E}}] \pi_{\mathsf{L}} + \lambda_{\mathsf{EM}}(\mathsf{t}_0) + \lambda_{\mathsf{TDDB}}(\mathsf{t}_0) \end{array}$$

where:

 $\lambda_p(t_0)$ is the predicted failure rate in failures per million hours.

 $\lambda_{EM}(t_0)$ is the failure rate due to electromigration, taken from Table 5.1.2.7-17.

 $\lambda_{TDDB}(t_0)$ is the failure rate due to Time Dependent Dielectric

Breakdown, from Table 5.1.2.7-16. Refer to section 5.1.2.4.1.

C₁ is the base failure rate for assignable cause failures.

Refer to Table 5.1.2.4-1.

 π_T is the temperature multiplier for the assignable cause

failure rate. Refer to Table 5.1.2.7-10.

 $\lambda_{\mbox{cyc}}$ is the EEPROM* read/write cycling induced failure rate, and is:

$$\lambda_{\text{cyc}} = [A_1B_1 + A_2B_2/\pi_Q] \pi_{\text{ECC}}$$

where:

 A_1 and A_2 are the base cycling failure rates. Refer to Tables 5.1.2.4-2 and 5.1.2.4-3.

 ${\sf B}_1$ and ${\sf B}_2$ are the temperature/complexity multipliers. Refer to Tables 5.1.2.4-4 through 5.1.2.4-6.

 π_{FCC} is the on-chip error correction factor:

- = .7174 for Hamming Code with 8 data bits and 4 correct bits
- = .6667 for a two-needs-one redundant cell approach
- = 1.0 for any device not using on-chip error correction
- * λ_{cyc} = 0 for all devices other than Flotox or Textured Poly EEPROMs.

 ${\rm C_2}$ is the package base failure rate. Refer to Table 5.1.2.7-15

 π_F^- is the environmental factor. Refer to Table 5.1.2.7-3

 π_{Ω} is the quality factor. Refer to Table 5.1.2.7-1

 π_i is the learning factor. Refer to Table 5.1.2.7-2

5.1.2.4.2 C₁ Factor (Memories)

Table 5.1.2.4-1 C₁ Factors

MOS PROMs (Including UVEPROMs, EEPROMs, Floating gate MOS PALs/PLAs)

MOS PROMS Up to 16K bits 16K < X < 64K 64K < X < 256K 256K < X < 1M	C1 .00085 .00169 .00339 .00678	Bipolar SRAMs Up to 16K bits 16K < X < 64K 64K < X < 256K 256K < X < 1M	C1 .0052 .0105 .0210 .0420
Bipolar PALs/PLAs Up to 200 gates 200 < X < 1000 gates 1000 < X < 2000 gates		MOS, BiMOS SRAMS Up to 16K bits 16K < X < 64K 64K < X < 256K 256K < X < 1M	C1 .0078 .0156 .0312 .0624
Bipolar PROMs Up to 16K bits 16K < X < 64K 64K < X < 256K 256K < X < 1M	C1 .0094 .0188 .0376 .0753	DRAMs Up to 16K bits 16K < X < 64K 64K < X < 256K 256K < X < 1M	C1 .0013· .0025 .0050 .0100
MOS ROMs Up to 16K bits 16K < X < 64K 64K < X < 256K 256K < X < 1M	C1 .00065 .0013 .0026 .0052	-	

Table 5.1.2.4-2 A₁ Factor

Total Number	FLOTOY	Taytunad Dalu	
Of Cycles (X)	FLOTOX	<u>Textured-Poly</u>	
up to 100	.0007	.0097	
100 < X < 200	.0014	.0139	
200 < X < 500	.0034	.0230	
500 < X < 1K	.0068	.033	
1K < X < 3K	.0204	.061	
3K < X < 5K	.0341	.091	
5K < X < 7K	.0478	. 136	
7K < X < 9K	.0614	.212	
9K < X < 10K	.0682	. 303	
10K < X < 15K	.1023	. 303	
15K < X < 20K	.1364	. 303	
20K < X ₹ 30K	. 2045	. 303	
30K < X < 50K	. 3409	. 303	
50K < X < 100K	. 6818	. 303	
100K < X < 200K	1.364	. 303	
200K < X < 300K	2.045	. 303	
300K < X <u><</u> 325K	2.216	*	
325K < X < 350K	2.386	*	
350K < X < 400K	2.727	*	
400K < X < 450K	3.070	*	
400K < X ≤ 500K	3.409	*	
* - See Table 5.1.2.4-3			
- Jee lable J.1.2.4-J			

Table 5.1.2.4-3 A₂ Factor

For FLOTOX, $A_2 = 0$		
For Tex - Poly:		
	Total # of Cycles	<u>A</u> 2*
,	325K < X < 350K 350K < X < 400K 400K < X < 450K	0.0 2.50 10.0 20.0 30.0 40.0
* If using a sys by 10000 Sys. Life	tem life of other than 10	0000 hours, multiply A ₂
If the EEPROM type is not known, assume FLOTOX		

Table 5.1.2.4-4 8₁ for FLOTOX

1, (°C)

Memory		- -				_	_	_		_	_		_	-	_	_	_	_		_	_	
Capacity	ty	20	30		40	50	+	09	7.0	4	80	90	100		110	120	130	0	140	150	7	160
(bits)	-	25	35		45	55	+	65	75	_	85	95	105	2	115	125	135	5	145	155		165
	_	.245		.298	.358	425	2 -	.500	.582	_	579.	077.	_	1 9/8.	686		1 1.240	-	1.376	1.521		1.672
_	+	.270	.32	327	.391	. 462	2	.540	.626	,	.720	.822	1	932	1.049	1.174	4 1.307		1.448	1.596		1.750
8k	_	.343		.417	.501	575	_	669	.814	_	940	[1.077	1.225		1.384	1.553	3 1.734	_	1.925	2.126		2.338
_	+	.378	.45	457	.546	.646	9	.755	.876		.007	.876 1.007 1.150 1.303 1.467	1.3	03 1	.467	1.642	-	1.828 2	2.024	2.231	+	2.449
J16k	_	.490	965.	1 96	.716	1.851	_	۱ .000 ا	1.165	- :	1.165 1.345	1.540	1 1.752	_	1.979	2.221	1 2.480		2.753	3.041		3.344
	+	.541		.654	. 782	92	3 1	1 080	1.253		.441	923 1.080 1.253 1.441 1.644 1.863	1.8	63 2	.098	2.349	2.098 2.349 2.614		2.895	13.191		3.502
32k	-	969.		15	.845 1.015	1.206	_	1.418	1.651	_	1.907	2.184	_	2.484 2	2.806	3.150	3.516	_	3.903	4.312	-	4.742
_	+	797	1	88	728 1.108	1.307	-	1.532	1.776		2.043		2.332 2.642		2.975	3.330	- 1	3.707 4	4.105	4.525		4.965
64k	-	. 980	1.19	1 26	.980 1.192 1.432	1 07.1	_	2.000	2.329		2.688	3.081	3.504	_	3.958	4.443	3 4.959	_	5.506	6.083	-	689.9
	7	1.082 1.308 1.563	1.30	88	1.563		847 2.	2.161	2.506	- 1	188.	2.881 3.288	- 1	27 1.4	3.727 4.196	4.697	7 5.2	5.228 5.790	5.790	6.382	2 7.	7,003
128k	_	1.384 1.683 2.022 2.	1.68	33	2.022	2.402	_	2.824	3.289	_	3.798	4.350	4.947	_	5.588	6.273	3 7.002	_	7.774	8.589	—	9.445
	7	1.528	1.84	89	1.848 2.207	1 2.608	-	3.051	3,538	-	4.068	4.643		5.262 5	5.925	6.632		7.383 8.176	3.176	9.012		9.888
256k	_	1.960 2.384 2.864 3	2.38	34	2.864	3.402	_	4.000	4.659	_	5.379	6.162	7.007		7.915	8.886	819.918		1.0.1	111.011 [12.165	5 (13.378	378
	1 2	2.165 2.617 3.126	2.61	7]	3.126	3.694	-	4.322	5.011	-	.762	5.762 6.576 7.453	17.4	53 8	8.392	9.394	9.394 10.457 11.581 12.764	57 111	1.58)	12.76	114.006	900
512k	1 2	2.777 3.378 4.059 4	3.37	. 8	4.059	4.821		5.668	6.602	_	7.622	8.731		9.929 [11.216	.216	112.591	1 14.054		115.603	117.238	3 [18.956	926
	3	3.068 3.708 4.430	3.70	, 8	4.430	5.234		6.124	17.101	-	8.165		110.56	61 111	.892	13.31	9.319 110.561 111.892 113.311 114.817		5.410	116.410 118.087		19.846
<u>ε</u>	-	3.919 4.768 5.729 6	4.76	- 80	5.729	6.804	_	8.000	7.318 10.758	3 10	.758	112.323	114.0	14 15	.830	ות.תו	112.323 [14.014 [15.830 [17.77] [19.836 [22.022 [24.330	36 122	2.022	24.330	126.755	755
	4	4.330 5.234	5.23		6.252	7.387	-	8.643	110.022		525	13.153	114.9	91 90	.785	18.788	111.525 113.153 114.906 116.785 118.788 120.914 123.162 125.529	14 23	3.162	25.52	128.012	710

Table 5.1.2.4-5
B for TEX-POLY
T (°C)

Memory	_	_	_	_	_	_		_	_	-	_		_	_	-	-	_		_
Capacity		20	30	40	20	09	70	1 80	06	+	100	110	120	130	+	140	150	160	
(bits)	2	25	35	45	55	65	75	1 85	95	-	105	115	1 125	135	+	145	155	165	_
4k	4.	.454	1531	1 519.	1 907.	.803	706.	1.018	8 1.135	_	1.257	1.386	1.521	1 1.660		1.805 1	1.955	2.110	_
	4	491	.572	629	.754	.854	. 965	1.075	5 1.195	-	1.321	1.453	1.590	0 1.732	-	1.880 2	2.032	2.188	
[8k	- 5	.529	619.	111.	.823	.937	1.058	1.187	7 1.323	_	1.467	1.617	1.773	3 1.936	_	2.105 2	2.280	2.400	
	.5	573	.667	.769	678.	966.	1.125	1.254		94 1.	541	1.394 1.541 1.694	1.854	4 2.020	-	2, 192 2	2.370	2.552	
16k	9.	.623	.729	.844	1 896	1.102	1.245	1.397	7 1.557		1.726	1.903	2.087	7 2.279	_	2.478 2	2.684	2.896	_
	9.	675	.785	.905	1.034	1.173	1.324	1.476		1.640 1.814		1.994	2.182	2 2.378	-	2.580 2	2.789	3.004	-
32k	7.	.730	,855	1 066	1 981.1 1 066.	1 1.293	1.460	1.638	8 1.827	_	2.024	2.232	1 2.448	8 2.673	_	2.906 3	3.147	3.396	-
	7.	191	1.061	-	1.213	1.375	1.553	1.731	1 1.924		2.127	2.339	2.559	9 2.789		3.026 3	3.271	3.523	_
64k	8 .	355	.855 1.000 1.158		1.329	1.513	1.709	1.917	7 2.138	_	2.369	2.612	2.865	5 3.128	_	3.401 3	3.683	3.974	_
	6.	326	926 1.077 1.242		1.420	1.609	1.818	2.026	-	2.252 2.	2.489	2.737	1 2.995	5 3.263	- 1	3.541 3	3.828	4.123	-
128k	1.0	131	1.031 1.206 1.397 1.603	1.397	1.603	1.825	1 2.061	2.312	2 2.578	_	2.857	3.150	3.455	5 3.773	_	4.102 4	4.442	4.793	_
	-	1.116	1.299 1.498	1.498	1.712	1.941	2.192	2.443	3 2.716	-	3.002	3.301	3.612	2 3.936		4.271 4	4.616	4.972	_
256k	1.1	346	1.246 1.457 1.688		1.937	2.204	2.490	2.794	4 3.115	3	.452	3.805	4.174	4 4.556	_	4.956 5	5.367	5.791	_
	1.3	349	1.349 1.570 1.810		2.068	2.345	2.649	1 2.952	-	3.281 3.	3.627	3.988	4.364	4 4.755	1	5.160 5	5.577	6.008	
512k	1.5	1 500	1.505 1.761 2.039	2.039	2.341	2.664	3.010	3.376	6 3.764	_	4.172	4.599	5.045	5 5.508	_	5.989 6	6.486	6.998	_
	1.6	1.630	1.897	2.187	2.500	2.834	3.201	3.568	-	3.965 4.	4.383	4.819	1 5.274 1	4 5.747	17 6.4	6.236 6	6.740	7.260	_
Ξ_	1.8	315	1.815 2.123 2.459 2.822	2.459	2.822	3.212	3.628	1 4.071	1 4.538		5.330	5.544	6.082	2 6.641	_	7.221 17	7.820	8.437	_
	1.9	965	1.965 2.287 2.637	-	3.014	3.417	3.859	4.301	1 4.781	5	.284	5.810	6.359	9 6.928		7.518 8	8.127	8.753	-

Table 5.1.2.4-6 B_2 for IEX-POLY (B_2 = 0 for FL010X)

(°C)

Memory	_	_	_	_	_			_	_	-	_		_	-	_	_
Capacity	\frac{\z{\cdot}}{-1}	20	30	40	50	09	70	80	90	100	011	120	130	140	150	160
(bits)	+	25	35	45	55	65	75	85	95	105	115	125	135	145	155	165
	-	1 809	.531	.468	.415	.372	.335	.303	.276	.253	.233	.215	.200	186	174	. 163
	+	.567	.498	.440	.393	.353	.318	.289	.264	.243	.224	.207	. 192	180	. 168	.158
<u> 8</u>	_	1 607.	619.	.546	.485	.434	390	.354	322	.295	.272	.251	.233	.217	.202	1 061 .
	+	.662	.580	.514	.458	411	.371	.337	308	.283	.260	.241	.224	.209	1961.	. 184
16k	_	.834	.729	.642	.570	.510	.460	.416	.379	.347	.320	.295	.274	.255	.238	.223
	+	1977.	.683	.605	.539	.484	.437	.397	.363	.333	.307	.284	.580	.246	.231	.216
32k	_	1 876.	.855	.753	699.	.598	.539	.488	.445	.407	.375	.346	.321	.299	.278	.262
	_	.913	108.	.709	.632	.568	.513	.466	.425	.390	.360	.333	310	.289	.280	.254
64k	_	1.145 1.000	1.000	.881	.783	1 007.	189.	.572	.521	.477	.439	.405	.376	350	.327	.306
	7	1 690 .	. 938	.830	.740	. 664	. 600	.545	.798	.457	.421	.390	. 363	.338	.316	1 076.
128k	_	.381	1.381 1.206 1.063	1.063	.944	.845	191.	689	829.	575	489	.453	.422	.394	.394	1 0/9.
	7	- 789	1.131	1.00.1	.892	.801	.724	.657	109	155.	.508	.470	.437	.408	.382	358
256k	_	1.668 1.457	1.457	1.284	1.141	1.020	1 616.	.833	1.759	1 669.	689	.712	.548	1 015.	.476	.446
	7	.557	1.557 1.366 1.209	1.209	1.078	. 968	.874	.794	.726	999.	.614	.568	.528	.493	.461	.433
512k	1 2	910.	2.016 1.761 1.552	1.552	1.378	1.233	i. ii _	1.006	1 716.	839	1772	.714	.662	919:	.576	.540
	7	1.882 1.651		1.461	1.303	1.169	1.056	. 960	.877	.805	.742	189.	.638	.595	.570	.523
<u>Ψ</u>	1 2	.430	2.430 2.123 1.871	_	1.662	1.487	1.339	1.213	1.105 [1.012	186.	860	198	.743	1 669.	1 159.
	1.2	2,269 1,991	1.991	1.761	1.570	1.410 L	1.274	1.15/.1	1.057	1 0/6	.894	828	1.077.	.718	.672	0.00

5.1.2.4.1 $\lambda_{TDDB}(t_0)$

For Bipolar memory devices, $\lambda_{TDDR} = 0$

For MOS/BiMOS memories:

1) Determine the following parameters of the device:

Total gate oxide area in square microns (DRAMs, SRAMs, ROM/HAL/MLAs only)
Total periphery circuitry gate oxide area in square microns
(PROM/PAL/PLAs, EEPROMs, UVEPROMs only)

Gate oxide electric field stress due to normal operating voltage (in MV/cm)

Operating junction temperature of the device in degrees celsius

If these values cannot be derived, refer to the following tables in selecting values:

Table 5.1.2.7-20 for gate oxide area
Table 5.1.2.7-21 for gate oxide thickness

2) Once the parameters have been determined, find $\lambda_{\mbox{TDDB}}$ by referring to Table 5.1.2.7-16.

Note that the $\lambda_{\mbox{TDDB}}$ values are valid only for a 10000 hour assumed system lifetime.

5.1.2.5 Monolithic GaAs Digital Devices.

Includes small scale, medium scale, and large scale integrated circuits using MESFET transistors and gold based metallization.

Digital GaAs part failure rate model:

$$\lambda_{D} = \pi_{Q} \left[C_{1A} \pi_{TA} + C_{1P} \pi_{TP} + C_{2} \pi_{E} \right] \pi_{L} \text{ (failures/10}^6 \text{ hrs)}$$

where the C_1 factors are shown in Table 5.1.2.5-1.

 λ_D = Digital GaAs Part Failure Rate in failures/10⁶ hours

 C_{1A} = Active Device Complexity Factor (For transistors and diodes)

C_{|P} = Passive Device Complexity Factor (For resistors, capacitors, and inductors)

 π_{TA} = Active Device Temperature Acceleration Factor, Table 5.1.2.7-13

 π_{TP} = Passive Device Temperature Acceleration Factor, Table 5.1.2.7-14

 π_{l} = Learning Factor, Table 5.1.2.7-2

 π_{Ω} = Quality Factor, Table 5.1.2.7-1

 C_2 = Package Complexity factor, Table 5.1.2.7-15

 π_c = Environmental Factor, Table 5.1.2.7-3

Table 5.1.2.5-1: C_{1A} and C_{1P} FOR MONOLITHIC GaAs DIGITAL DEVICES

COMPLEXITY	ClA	Clb
(NO. OF IC ELEMENTS)		
1 - 1000 (SSI & MSI)	25.3	. 687
1001 - 10,000 (LSI)	50.6	. 687
Unknown	50.6	. 687

5.1.2.6 Monolithic GaAs MMIC Devices.

Includes GaAs MMIC devices using MESFET transistors and gold based metallization.

GaAs MMIC part failure rate model:

$$\lambda_{M} = \pi_{O} \left[(C_{1A} \pi_{TA} + C_{1P} \pi_{TP}) \pi_{A} + C_{2} \pi_{E} \right] \pi_{L} \text{ (failures/10}^6 \text{ hours)}$$

where the C $_1$ factors are shown in Table 5.1.2.6-1, the π_T factors are shown in Table 5.1.2.7-12 and 5.1.2.7-14, and the π_A factor is shown in Table 5.1.2.6-2. The π_Q , π_L and π_E factors are shown in Tables 5.1.2.7-1, 5.1.2.7-2 and 5.1.2.7-3. C_2 is shown in Table 5.1.2.7-15.

 λ_{M} = MMIC GaAs Part Failure Rate

 $C_{1A} = GaAs$ Active Device Complexity Factor (For transistors and diodes)

C_{1P} = GaAs Passive Device Complexity Factor (For resistors, capacitors, inductors)

 π_{TA} = GaAs Active Device Temperature Factor

 π_{TP} = GaAs Passive Device Temperature Factor

 π_A = MMIC Application Factor

 π_{\parallel} = Experience or Learning Factor

 π_0 = Quality Factor

 C_2 = Package Complexity Factor

 π_F = Environmental Factor

Table 5.1.2.6-1: C_{1A} and C_{1P} FOR MONOLITHIC GaAs MMIC DEVICES

COMPLEXITY (NO. OF IC ELEMENTS)	C _{1A}	С1Р
1 - 10	4.51	2.26
11 - 100	4.51	2.71
101 - 1000	7.22	2.94_
Unknown	7.22	2.94

Table 5.1.2.6-2 $$\pi_{\mbox{\scriptsize A}}$$ FOR MONOLITHIC GaAs MMIC DEVICES

APPLICATION	ΨА
Low noise & low power less than or equal to 100 mw	1.0
Driver & high power greater than 100 mw to 3000 mw	3.0
Unknown	3.0

5.1.2.7 Tables for Monolithic Model Parameters

Table 5.1.2.7-1 m_{O} Quality Factors

QUALITY LEVEL	DESCRIPTION	πQ
	Procured in full accordance with MIL-M-38510,	
S	Class S requirements. Class S listing on QPL-38510.	0.7
	Procured in full accordance with MIL-M-38510	
В	Class_B_requirements. Class_B_listing_on_QPL-38510	1.0
D	Parts with normal reliability screening and manufacturer's quality assurance practices. Burn-in per MIL-STD-883 Method 1015 (Series), Class B, and final electrical test	
	required.	3.3
D-1	Commercial (or non-MIL standard) parts with no screening other than final electrical test at temperature extremes*	6:5
OTHER	Parts screened to intermediate quality levels per screening methods of MIL-STD-883. Screening factor and π_Q as determined below.	

^{*} Non-hermetic parts should be used only in controlled environments(GB)

MIL-STD -883 METHOD	SCREEN	POINT VALUATION
5007	Wafer lot acceptance testing	0.5
2023	Non-destructive bond pull	0.2
2010/17	Internal visual examination	6.0
1008	Stabilization bare, condition B minimum	4.5
1010	Temperature cycling, condition B minimum	11.6
2001	Constant acceleration, condition B minimum	12.8
2020	PIND (particle impact noise detection)	11.3
1015	Burn-in (S-level/B-level)	16.3/10.9
5005	Final Electrical	10.9
1014	Seal Test (test conditions A, B or C)	7.3
2012	Radiography	11.3
2009	External visual inspection	7.3

Note 1: The screening factor is the sum of the point valuations of all MIL-STD-883 screens conducted on the parts in question.

Note 2: $\pi_Q = 71.3 \div \text{screening factor.}$

Table 5.1.2.7-2 Experience Factor π_L

YEARS IN PRODUCTION	π _L FACTOR
0 .25 .5	2.1
. 75	1.6
2 3	1.05 0.67
5	0.52 0.37

 $\pi_{L} = [0.01 \text{ exp } (5.35 - 0.35 \text{ Y})]$

where Y = no. years in production

Table 5.1.2.7-3 Application Environment Factor π_E

ENVIRONMENT	πΕ
G _B	0.5
G _F	2.5
G _M	4.0
NI	4.6
NŪ	5.7
NUU	6.3
N _{UL}	11.0
AI	4.4
A _U	5.5
M _F	6.5
SF	0.9
c	220

Table 5.1.2.7-4 Technology Temperature Factor Tables

TECHNOLOGY	EFFECTIVE ACTIVATION ENERGY	π _T TABLE NUMBER	A
ASTTL, CML, TTL, HTTL, FTTL, DTL, ECL & ASTTL	.4 ev	5.1.2.7-5	4635
LTTL & STTL	.45 ev	5.1.2.7-6	5214
LSTTL	.5 ev	5.1.2.7-7	5794
IIL, I3L, ISL & MNOS	.6 ev	5.1.2.7-8	6952
DIGITAL MOS	.35 ev	5.1.2.7-9	4060
MEMORIES (BIPOLAR & MOS)	.8 ev	5.1.2.7-10	9270
LINEAR (BIPOLAR & MOS)	.65 ev	5.1.2.7-11	7532
GaAs MMIC ACTIVE DEVICES	1.5 ev	5.1.2.7-12	17380
GaAs DIGITAL ACTIVE DEVICES	1.4 ev	5.1.2.7-13	16220
GaAs PASSIVE DEVICES	.43 ev	5.1.2.7-14	4980

NOTE 1.
$$\pi_T = 0.1 (e^X)$$

(5.1.2.7.3)

where

$$x = -A \left(\frac{1}{T_{.1} + 273} - \frac{1}{298}\right)$$
 For Silicon Devices

$$x = -A \left(\frac{1}{T_{CH} + 273} - \frac{1}{423}\right)$$
 For GaAs Devices

A = value from above Table

T_J = device worst case junction temperature (°C)

T_{CH} = average active device channel temperature (°C)

e = natural logarithm base, 2.718

(Notes continued for Table 5.1.2.7-4)

NOTE 2. T_j, the worst case junction temperature, shall be measured or estimated using the following expression:

$$T_{i} = T_{C} + \theta_{JC}P \qquad (5.1.2.7.4)$$

where:

 T_{C} is case temperature (°C).

 θ_{JC} is junction to case thermal resistance (°C/watt) for a device soldered into a printed circuit board. If θ_{JC} is not available, use a value contained in a specification for the closest equivalent device or use the Tables on pages 5.1.2.7-5 through 5.1.2.7-7.

P is the worst case power realized in a system application. If the applied power is not available, use the maximum power dissipation from the specification for the closest equivalent device.

If T_{C} cannot be determined, use the following:

ENVIRONMENT	A _U	AI	NU	NI	N _{UU}	NUL
T _C (°C)	76	60	80	45	25	40
ENVIRONMENT	M _F	$\overline{S_F}$	GB	G_{M}	G _F	$\frac{C^{\Gamma}}{C}$
T _C (°C)	50	35	35	50	45	45

Table 5.1.2.7-4a Θ_{JC} Values for MIL-M-38510 Devices (from MIL-M-38510G, Appendix C)

A F-1	JAN P/N LETTER 1/	SPECIFICATION DESIGNATION OUTLINE NO. 1/	MAX ΘJC (°C/W) <u>3</u> /. <u>4</u> /	DESCRIPTION <u>5</u> /
D-10 28 28-lead DIP 24-lead DIP 28 50-lead DIP 50-13 28 64-lead DIP	BCD EF GHIJK LMPQRS V	F-3 D-1 F-2 F-2A D-2 F-5 F-5A A-1 F-4 A-2 D-3 F-6A D-3 D-4 D-5 D-8 F-9A D-7 F-11 F-11A D-11 D-11 D-11	22 28 22 22 28 22 20 22 25 28 22 28 28 22 22 28 22 22 28 22 22 28 22 22	14-lead FP 14-lead FP 14-lead FP 14-lead FP 16-lead FP 16-lead FP 16-lead FP 16-lead FP 10-lead can 24-lead DIP 24-lead FP 24-lead FP 24-lead DIP 12-lead can 8-lead DIP 20-lead DIP 20-lead FP 20-lead FP 20-lead FP 20-lead FP 20-lead FP 20-lead FP 21-lead FP 21-lead FP 22-lead FP 21-lead FP 22-lead FP 23-lead FP 24-lead FP 24-lead FP 25-lead FP 28-lead FP 28-lead FP 28-lead DIP 24-lead DIP 24-lead DIP 24-lead DIP

See footnotes at end of table.

Table 5.1.2.7-4a (continued)

JAN P/N LETTER 1/	SPECIFICATION DESIGNATION OUTLINE NO. 1/	MAX θ _{JC} (°C/W) <u>3</u> /, <u>4</u> /	DESCRIPTION 5/
3	C-1 C-1A C-2 C-2A C-3 C-3A C-4 C-4A C-5 C-6 C-7	20 20 20 20 20 20 20 20 20 20 20	16-terminal SQ. LCC 16-terminal SQ. LCC 20-terminal SQ. LCC 20-terminal SQ. LCC 24-terminal SQ. LCC 24-terminal SQ. LCC 28-terminal SQ. LCC 44-terminal SQ. LCC 52-terminal SQ. LCC 52-terminal SQ. LCC 68-terminal SQ. LCC
	C-9 C-9A C-10 C-11 C-11A C-12 C-12A C-13	20 20 20 20 20 20 20 20 20	18-terminal RECT. LCC 18-terminal RECT. LCC 18-terminal RECT. LCC 28-terminal RECT. LCC 28-terminal RECT. LCC 32-terminal RECT. LCC 32-terminal RECT. LCC 20-terminal RECT. LCC 32-terminal RECT. LCC
	C-J1 C-J2 C-J3 C-J4 C-J5 C-J6 C-G1 C-G2 C-G3 C-G4 C-G5 C-G6	20 20 20 20 20 20 20 20 20 20 20	44-terminal JCC 68-terminal JCC 84-terminal JCC 44-terminal JCC 68-terminal JCC 84-terminal JCC 44-terminal GCC 68-terminal GCC 44-terminal GCC 44-terminal GCC 44-terminal GCC 68-terminal GCC 68-terminal GCC

See footnotes at end of table.

Table 5.1.2.7-4a (continued)

JAN P/N LETTER 1/	SPECIFICATION DESIGNATION OUTLINE NO. 1/	MAX θ _J C (°C/W) <u>3</u> /, <u>4</u> /	DESCRIPTION 5/
	P-AA P-AB P-AC P-AE P-AF P-AF P-AAF P-AAK P-AAK P-AAM P-BA P-BB P-BB P-BB P-BB P-BB P-BB P-BB	666666666666666666666666666666666666666	81-pin SQ PGA 100-pin SQ PGA 121-pin SQ PGA 144-pin SQ PGA 169-pin SQ PGA 196-pin SQ PGA 225-pin SQ PGA 225-pin SQ PGA 289-pin SQ PGA 324-pin SQ PGA 361-pin SQ PGA 100-pin SQ PGA 121-pin SQ PGA 121-pin SQ PGA 144-pin SQ PGA 144-pin SQ PGA 169-pin SQ PGA 196-pin SQ PGA 225-pin SQ PGA 225-pin SQ PGA 225-pin SQ PGA 225-pin SQ PGA 324-pin SQ PGA 324-pin SQ PGA 324-pin SQ PGA 361-pin SQ PGA

The letters in this column may be alphabetic or numeric and are used in paragraph 1.2.3 of detail specifications and are dedicated to specific case outlines. Where there are no letters, the letters S, Y, Z, U, T and N are used (in the order shown) but are <u>not</u> dedicated until they appear in the detail specification. Thus a letter X, for example, can be used to label more than one type of case outline provided <u>each</u> application is in a different detail specification.

Notes to Table 5.1.2.7-4a

- 2/ The chip carrier case outline drawing describes features which are optional. These options enhance the utility of the chip carrier, not only for end use but also for manufacturing and testing. Specific case outline configurations are designated by a single letter which is used in the JAN part no. The following excerpt from a typical detail specification shows how the option is added.
- 3/ Values shown are worst case (MEAN + 2σ) for 60 x 60 mil die and applicable for devices with die sizes up to 14400 sq. mil.
- 4/ For devices die sizes greater than 14400 sq. mil. use the following values:

Dual-in-line	11°C/W
Flat pack	10°C/W
Chip carrier	10°C/W
Pin grid array	3°C/W

- 5/ LCC = Leadless chip carrier, ceramic; GCC = Gullwing leaded chip carrier, ceramic; JCC = J bend leaded chip carrier, ceramic; PGA = Pin grid array, ceramic; FP = Flat pack; DIP = Dual-in-line package.
- 6/ Caution: Some outline configurations listed in this column are prohibited for new equipment design or redesign on and after 29 November 1986 (see 3.5.1 and case outline drawings and notes).

Table 5.1.2.7-5 π_T vs Junction Temperature for ASTTL, CML, TTL, HTTL, FTTL, DTL, ECL & ALSTTL

T _J (°C)	πŢ	T _J (°C)	πŢ	T _J (°C)	πŢ	T _J (°C)	πŢ
25 30 35 40 45 50 55 60	.10 .13 .17 .21 .27 .33 .41	65 70 75 80 85 90 95	.63 .77 .93 1.13 1.36 1.62 1.93 2.28	105 110 115 120 125 130 135 140	2.69 3.16 3.69 4.29 4.98 5.75 6.62 7.60	145 150 155 160 165 170 175	8.69 9.91 11.26 12.77 14.42 16.25 18.27

Table 5.1.2.7-6 π_T vs Junction Temperature for LTTL & STTL

T _J (°C)	πŢ	T _J (°C)	πТ	T _J (°C)	πŢ	T _J (°C)	πТ
25 30 35 40 45 50 55 60	.10 .13 .18 .23 .30 .39 .50	65 70 75 80 85 90 95	.79 .99 1.24 1.53 1.88 2.29 2.79 3.37	105 110 115 120 125 130 135 140	4.06 4.86 5.79 6.87 8.11 9.55 11.19	145 150 155 160 165 170	15.19 17.60 20.32 23.39 26.84 30.70 35.01
60	.03	100	3. 3 /	140	13.00		

Table 5.1.2.7-7 π_T vs Junction Temperature for LSTTL

Tj(°C)	πτ	T _J (°C)	πŢ	T _J (°C)	πŢ	TJ(°C)	πŢ
25 30 35 40 45 50 55 60	.10 .14 .19 .25 .34 .45 .59	65 70 75 80 85 90 95	1.00 1.28 1.63 2.07 2.60 3.25 4.04 4.99	105 110 115 120 125 130 135 140	6.12 7.48 9.09 10.99 13.23 15.85 18.90 22.45	145 150 155 160 165 170	26.55 31.28 36.71 42.92 50.00 58.05 67.18

Table 5.1.2.7-8 π_T vs Junction Temperature for IIL, I³L, ISL & MNOS

T _J (°C)	πŢ	T _J (°C)	πŢ	T _J (°C)	πŢ	T _J (°C)	π Τ {
25 30 35 40 45 50 55	.10 .15 .21 .31 .43 .61	65 70 75 80 85 90	1.58 2.13 2.86 3.79 4.99 6.52 8.46	105 110 115 120 125 130 135	13.94 17.72 22.39 28.13 35.13 43.63 53.90	145 150 155 160 165 170	81.02 98.6 119.5 144.1 173.1 207.1 246.8
60	1.16	100	10.89	140	66.24		

Table 5.1.2.7-9 $\,\pi_T$ vs Junction Temperature for MOS Digital Gate/Logic Array and MOS Digital Microprocessor Devices

T _J (°C)	πŢ	T _J (°C)	πТ	T _J (°C)	πŢ	Tj(°C)	πŢ
25 30 35 40 45 50 55 60	.10 .13 .16 .19 .24 .29 .35	65 70 75 80 85 90 95	.50 .60 .71 .84 .98 1.15 1.34	105 110 115 120 125 130 135 140	1.79 2.06 2.36 2.69 3.07 3.48 3.94 4.44	145 150 155 160 165 170	5.00 5.60 6.27 6.99 7.78 8.64 9.57

Table 5.1.2.7-10 $~\pi_{\mbox{\scriptsize T}}$ vs Junction Temperature for Memories, Bipolar, MOS & BIMOS

T _J (°C)	πŢ	TJ(°C)	πŢ	T _J (°C)	πΤ	T _J (°C)	πŢ
25 30 35 40 45 50 55 60	.10 .17 .27 .44 .71 1.11 1.72 2.63	65 70 75 80 85 90 95	3.97 5.92 8.73 12.73 18.37 26.25 37.14 52.05	105 110 115 120 125 130 135 140	72.31 99.6 136.1 184.4 248.0 331.1 438.9 577.8	145 150 155 160 165 170	755.8 982 1269 1629 2081 2642 3337

Table 5.1.2.7-11 π_T vs Junction Temperature for Linear

T _J (°C)	πŢ	T _J (°C)	πΤ	T _J (°C)	πŢ	T _J (°C)	πŢ
25 30 35 40	.10 .15 .23	65 70 75 80	1.99 2.75 3.78 5.13	105 110 115 120	21.04 27.30 35.17 45.02	145 150 155 160	141.7 175.3 215.8 264.5
45 50 55 60	.49 .71 1.01 1.42	85 90 95 100	6.91 9.24 12.25 16.11	125 130 135 140	57.28 72.44 91.09 113.9	165 170 175	322.5 391.6 473.5

Table 5.1.2.7-12 π_T vs Channel Temperature for GaAs MMIC Active Devices

T _{CH} (°C) π _T	T _{CH} (°C) π _T	T _{CH} (°C) πT	T _{CH} (°C) π _T
25 3.274E-9 30 8.571E-9 35 2.175E-8 40 5.357E-8 45 1.283E-7 50 2.989E-7 55 6.788E-7 60 1.504E-6	65 3.255E-6 70 6.888E-6 75 1.427E-5 80 2.894E-5 85 5.756E-5 90 1.123E-4 95 2.153E-4 100 4.055E-4	105 7.511E-4 110 1.369E-3 115 2.457E-3 120 4.344E-3 125 7.571E-3 130 1.301E-2 135 2.208E-2 140 3.698E-2	145 6.117E-2 150 1.000E-1 155 1.616E-1 160 2.583E-1 165 4.084E-1 170 6.391E-1 175 9.903E-1

Table 5.1.2.7-13 π_T vs Channel Temperature for GaAs Digital Active Devices

T _{CH} (°C) π _T	T _{CH} (°C) π _T	T _{CH} (°C) π _T	T _{CH} (°C) π _T
25 1.034E-8 30 2.539E-8 35 6.055E-8 40 1.404E-7 45 3.172E-7 50 6.986E-7 55 1.502E-6 60 3.156E-6	65 6.488E-6 70 1.306E-5 75 2.576E-5 80 4.985E-5 85 9.471E-5 90 1.768E-4 95 3.244E-4 100 5.857E-4	105 1.041E-3 110 1.823E-3 115 3.146E-3 120 5.355E-3 125 8.994E-3 130 1.491E-2 135 2.442E-2 140 3.952E-2	145 6.321E-2 150 1.000E-1 155 1.565E-1 160 2.424E-1 165 3.718E-1 170 5.647E-1 175 8.498E-1

Table 5.1.2.7-14 m_T vs Junction Temperature for GaAs Passive Devices

T _J (°C) π _T	T _J (°C) #T	T _J (°C) πT	T _J (°C) π _T
25 7.166E-4 30 9.442E-4 35 1.233E-3 40 1.596E-3 45 2.050E-3 50 2.612E-3 55 3.305E-3 60 4.151E-3	65 5.178E-3 70 6.419E-3 75 7.908E-3 80 9.685E-3 85 1.179E-2 90 1.429E-2 95 1.721E-2 100 2.064E-2	105 2.462E-2 110 2.924E-2 115 3.458E-2 120 4.071E-2 125 4.773E-2 130 5.575E-2 135 6.487E-2 140 7.520E-2	145 8.686E-2 150 1.000E-1 155 1.147E-1 160 1.312E-1 165 1.497E-1 170 1.702E-1 175 1.929E-1

Table 5.1.2.7-15 C_2 , Package Complexity Failure Rates in Failures Per 10^6 Hours

	l	PACKAGE	TYPE*		
Ì	Hermetic DIPs				
	w/Solder or Wel	d		Hermetic	
	Seal Leadless			Flatpacks	
Number of	Chip Carriers	Hermetic DIPs		with Axial	
Functional	(LCC) Pin Grid	with Glass	Nonhermetic	Leads on 50	Hermetic
Pins	Array (PGA)	<u>Seal</u>	<u>DIPs</u>	Mil Centers	Cans
3					0.0003
4				0.0004	0.0005
6	0.0019	0.0013	0.0018	0.0008	0.0011
8	0.0026	0.0021	0.0026	0.0013	0.0020
10	0.0034	0.0029	0.0034	0.0020	0.0031
12	0.0041	0.0038	0.0043	0.0028	0.0044
14	0.0048	0.0048	0.0051	0.0037	0.0060
16	0.0056	0.0059	0.0061	0.0047	0.0079
18	0.0064	0.0071	0.0070	0.0058	
22	0.008	0.010	0.009	0.008	
24	0.009	0.011	0.010	0.010	
28	0.010	0.014	0.012		
36	0.013	0.020	0.016		
40	0.015	0.024	0.019	-	
64	0.025	0.048	0.033		
80	0.032		~	~	
128	0.053	~	~		
180	0.076				
224	0.097				
525	0.243				

^{*}If seal type for hermetic DIP is unknown, assume glass seal.

The tabulated values are determined by the following equations:

where: N_p is the number of pins on a device package which are connected to some substrate location.

0 226 850 850 363 363 217 217 299 917 137 622 622 622 723 743 301 301 441 705 804 804 900 900 900 900 900 900 900 888888 8.4 11. 18. 29. 29. 59. 19. 19. 19. 35,55,53 924 924 924 924 924 924 143 634 236 917 225 061 9.4 10.00 825238 25.52 206.23 55.55.55 32 .017 .051 .136 .325 .708 .708 1.412 2.610 4.504 7.314 539 320 320 733 764 764 764 763 763 903 335 535 535 535 655 676 4.4 33. 2888 3 1.432 2.423 3.894 5.974 8.793 12.474 17.123 22.831 29.664 37.669 000 000 000 000 015 015 039 093 410 800 228883 4.2 46. 57. 68. 81. 81. 81. 221 221 243 265 288 311 .040 .084 .084 .311 .552 .934 .1.510 2.346 5.074 7.114 9.698 12.890 16.745 21.307 26.613 900 900 900 900 903 903 687 543 187 617 0 32882 (MV/cm) .402 .639 .981 1.460 2.110 2.969 4.076 5.470 7.188 Stress .6 3 Field 3. 019 030 047 072 106 155 Electric F 2 3.4 989898 98998 0 M 88888 œ ~ 88888 5.6 'n 888888 N 8888888888 888888 5.0 (C) 750. 750. 750. 750. 750. 750. 750.

MICROMS SQUARE 8 7.00 " AREA ã (x 10E-6) AT 10000. HOURS EFFECTIVE HAZARD RATE TDDB: 5.1.2.7-16 **FABLE**

TABLE 5.1.2.7-16 (CONT) TDDB: EFFECTIVE HAZARD RATE (x 10E-6) AT 10000. HOURS FOR AREA = 4.50 LOG SQUARE MICRONS

5.0		117.543	•	•	•	•	•	. •	•	74.420	• •		•			•	•	000.666	-	•	٠,		-	999.000	_•	_•	_•	_•	_•		_• •	٠.	_•	· -	٠.	33.000
_	; !	157 11	_			_		٠.	_	_								E 1				•	•	8	_	_		_		_		_	•			
4.8		32.1	•		•	•	•			•			•		•	•	•	636		•		٦,	٠,	981.		∵.		_•		⁻•	⁻• ;	٠.	_'	_• -	٠.	8
4.6		4.607								95.412						•	٠	338.975		•			•	587.928	•	•	•	_•	•	٠	• 1	٠.		٠.	٠.	999.000
4.4		.262	2	1.252	2.399	4.261	7.082	11.105	16.553	23.610	32.418		٠,	-	•	•	•	145.988	•	•	• •	. •	•	305.484	•	. •	_•	•	•	•	. •		•	•	•	756.858
4.2	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	.005	.015	.042	1	.234	488	.942	1.703	2.895	4.663	156	517	88	354	. 027	961	44.192 1	52.	586	723	.113	.714	126.473 3	.337	.247	. 142	.962	8	. 137	.374	305	.867	919) à	423.507 7
(u 4.0		000	<u>0</u>	<u>00</u> .	6	.00	.012	.028	9	.135	992.	495	.870	1.453	2.318	3.547	5.225	7.439	10.269	13.789	18.061	.134	.045	35.818 1	.465	.989	.381	.628	204	. 593	.256	.83	.780	.57	5 6	197.628
ss (MV/c⊓ 3.8	,	000	900.	000.	<u>00</u> .	90.	<u>8</u>	<u>00</u> .	100	.002	.005	.012	.025	.051	<u>&</u>	8	.314	.524	8.	1.298	1.939			5.419												007.00 08.468
eld Stree 3.6		000	<u>.</u>	000.	<u>00</u> .	900.	<u>00</u> .	<u>0</u>	000.	00.	000	00.	000.	.00	.00	.003	98.	.013	.024	7	720.	.129	.210	.331	. 505	57.	1.083	1.527	2.105	2.840	3.758					14.379
tric Fie 3.4		000.	90.	00.	<u>00</u> .	90,	90.	<u>00</u> .	90.	<u>0</u>	000.	8	00.	900.	00.	<u>00</u> .	900.	00. 1	9 9 9	8	.001	.002	7 00.	200.	.012	.021	.034	.055	8	.131	. 196	. 285	.405	.5 8	5.5	1.381
Electric 3.2		000	00.	000	<u>00</u> .	<u>00</u> .	00.	<u>00</u> .	<u>0</u>	<u>0</u>	000.	00.	<u>00</u> .	000	<u>0</u>	000.	90.	<u>8</u>	8	8	000	000	<u>0</u>	000.	900.	<u>00</u> .	8	9	9	.002	.003	900.	600.	.014	220.	.048
3.0		.000	<u>0</u>	90.	<u>0</u>	<u>0</u>	8	<u>8</u>	8.	00.	000.	000	00.	000.	90.	00.	90.	00.	6	8	000.	000	000	000.	000.	00.	<u>0</u>	00.	8	000.	000	000.	900	90. 8	3 8	9.6
2.8		000	<u>8</u>	000.	<u>00</u> .	000.	90.	<u>00</u> .	<u>8</u>	<u>00</u> .	.000	000	000.	900.	<u>0</u>	<u>00</u> .	90.	00.	<u>.</u>	00.	000	000	<u>00</u> .	000.	000	<u>00</u> .	<u>0</u>	<u>0</u>	8	000.	000.	00.	<u>00</u> .	88	3 8	90.
2.6	1	000.	<u>00</u> .	000	<u>00</u> .	<u>00</u> .	90.	<u>0</u>	<u>8</u>	000.	.000	000	000	000.	00.	00.	9	00.	00. 1	90.	000.	000.	00.	000	900.	00.	00.	900	<u>8</u>	.000	000.	000.	90.	98	3	000
2.4	1	000.	8.	000	<u>00</u> .	00.	<u>0</u>	<u>0</u>	90.	900.	000.	000	00.	000.	<u>00</u> .	000.	90.	00.	9 9 9	8	000	000	90.	000	000.	00.	<u>0</u>	000	<u>8</u>	000.	000	000.	000	00.	3	9.00
2.2	1 1 7 1 1	000.	000	000.	000	00.	000.	000.	000.	90.	000.	000	00.	000.	90.	00.	90.	00.	00 9	8.	000	000	000	000	900.	<u>00</u> .	00.	900	0	000.	000	000	000	88	9 8	90.
2.0	1	000.	<u>00</u> .	000.	<u>00</u> .	<u>00</u> .	<u>00</u> .	<u>8</u>	00.	90.	000.	000	00.	90.	90.	00.	<u>00</u> .	00.	8	90.	000	000	00.	00.	90.	6	<u>0</u>	9 9 •	<u>8</u>	000.	000	000.	900.	<u>8</u>	3 8	900
1(0)		0.	٦.	10.	15.	20	\$	œ %	32.	40	45.	50.	55	99	6 2.	6.	ĸ	8	æ:	8	S	100.	105.	110.	115.	120.	125.	130.	135.	140.	145.	150.	155.	9;	6	135.

505 653 569 898 229 2445 028 385 445 0 ĸ. 308 4.18 539 539 735 735 \$\frac{1}{2}\frac{1}{2 940 827 974 139 077 25 E 282 820 068 064 644 872 872 8888888888 888888 82. 108. 137. 170. 246. 246. 288. 288. 332. 428. 4 584, 639, 695, 753, 753, 928, 928, **&&&&&&&** 672 033 128 054 831 409 692 552 836 381 602 408 028 697 991 427 900 900 900 88888 ø 21. 32. 32. 35. 35. 36. 213. 3 247. 282. 519. 28 28 640. 683. 527. 572. 518. \$ E 8 22 & 88 888 675 675 3.057 5.411 8.938 13.908 20.552 29.050 39.528 52.053 66.644 83.279 338 354 915 .101 554 254 359 221 250 311 343 553. 523 38 388 742 781 820 859 527 .188 .417 .851 1.606 2.830 4.690 7.362 11.016 15.804 21.852 354 801 056 553 223 8 22.53 203 671 893 350 855 85.53 85.53 85.53 395 176 5 4.2 201. 201. 224. 248. 272. 297. 323. 57. .004 .013 .033 .078 .169 .341 .645 1.932 3.094 28 4.738 6.970 9.889 13.587 18.141 673 577 83 8 629 029 85 ş 0 131. 147. 13. 23. 30. \$2.8 5, 12, 2 2 28 8 Stress (NV/cm) .6 3.8 .346 .597 .983 1.553 2.360 3.464 4.926 6.805 9.157 15.479 19.527 24.206 29.534 .522 42.173 49.484 272 505 505 505 505 505 3 K 587583 .010 .020 .020 .040 .077 .223 .366 .377 .577 .577 .573 1.875 2.627 3.592 4.804 6.295 8.094 110.229 112.724 113.589 22.547 26.642 31.157 36.094 41.451 47.223 Field 3. .0% 152 235 235 353 517 718 718 1.032 888888888 900 901 903 903 903 903 903 903 903 903 903 Electric 1 2 3.4 002 003 006 010 017 027 063 065 065 888888888 8888888888 005 008 012 018 026 037 3.0 8888888888 **88888** œί ~ 88888888888 88888888 8888888888 5.6 888888 'n 888888 2.2 888888888 8888888888 5.0 (C) 328838

5.00 LOG SQUARE MICRONS AREA = 10000 HOURS FOR EFFECTIVE HAZARD RATE (x 10E-6) AT T008: 5.1.2.7-16 (CONT) **FABLE**

:	5.0	.080	•	•	•	•	•	•	•	•	• 1		_•	•	•	_•	_•	•	•	38		_•	_•	_•	٠.	٠ _	8	_•	_•	_•	٠.		_• _	88	_•
1	5	355										-	-	-	-	-	-	-		8		_	_		_ :		8	_	Ξ	_	_	-		8	-
:	æ	3.761		•	•	•			•	•		٠.	•	•	•	•	. •	_•	-• -		• •	-	-	-		•	00.	•	٠.	•	000.	-	-	88	-
	4	178						-			-	_	• -		_	•	•	•	•	8		Τ.	•	_	_ :		8	_	_	_		•	•	8	•
	9	1.661	-•	•	•	•	•	•		•	• (•	•		•			•	•		•	•	8	•		•		_	•	9.00	•
		0 71											-	_			_			- 0 818		_	_				8 8	_	Τ.	_	. •	•	•	8	•
	4.4	20.130	٦.	٠.	-:	٠.	٠.	٠.	٠.	-:	٠.	٠.	•	٠	. •	•	•	•	•	25.5	• •	•	•		•	•	8.593	_•	•	•	, ,	•	_• .		_•
:	;							•	•	•				. •	•	-		•	•	5 t		-:		•	•		8	_	_	-	. •	•	•	8 8 8	•
;	4.2	3.328	5.5	8.85	3.32	9.15	57.9	5.41	5.97	8.19	2.05	٠. •	•	. •	-:	•	•	٠.	•	5 7 7 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	٠,	•	•	٠.	٠.	٠.	9.820	•	. •	•		٠. •	٠.	4.071	•
;	:								-			_	٠.		٠.	_	٠.			559 200 867 286	•					-	350 489	_			_	_		26 747	
	0.4	.274	Š	- -	ر. چ	3.1	۶. 9	7.4	10.73	5.0	20.28			٠,	٠.	•	•	-	•	2 2		•	•	•	•	•	270.3	•	•	. •			. •	456.069	•
// CIII)	;		_	_		_	_		_			٠ ـ	_	_	_		_	_ '		2		_	_	_	_		945 2					_		24 4 24 4 24 4 24 4	
/AM) s	 8	.010	o.	ō,	=	Ž,	4.	κò	1.3	2.1	M.									7.047		~	•	•			24.9	· -		•			•	246.8	•
Stres		000	2	5	70	8	ଥ	75	8	22	82	. 22	29	86	5	33	27	*	6.97	55. 55.	; ; ;						818	_	_	_				707 2 707 2	
s pi	3.6	٥.	•	۰.	o,	۰.	۰.	٠,	٠.	٦.	۲,	4.	۲.	-	.	7.6	3.7	5.1	B. C	2.5			•		•	•	43.8			•		• •	•	10.7	
Field		000	8	8	8	8	8	5	20	5	9	12	39	20	20	8	20	Š.	77	6 6 2 6	· !	39	5	25	3 38	Ç 6	030	02	119	069	٠.			- 74 042 1	•
Electric	3.4	٠.	٠.	٠.	٠.	٠.	٠.	٠.	٠.	٠	٠,	•	٠.	٠.	٦.	13	-;	7.	•		}	2.1	•	•	•		5		•					37.0	
Elec	د ا	000	8	00	000	8	8	00	000	8	00	8	<u>6</u>	005	90	200	012	022	037	5 g	? :	.151	228	334	8 8 1	974	251	658	161	73	207	33	28	907	417
1	m	٠.	٠.	-	•		-	٠.		•	•	•	-	٦.		•	•	•	•	•	•	•	•	•	•	•	-	-	۲.	۲,	-	4	'n	٠ ۱	6
;	<u>,</u>	00	8	00	000	8	8	00	90	00	00	8	8	000	8	8	8	00	9 6 8	36	3 :	905	88	013	120	200	200	107	153	214	: 700	398	529	898	146
	3.0	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	٠	•	•	•	:	•	•	•	•	•	•	•	•	•	:		•	•	-
	2.8	000	8	00	900	8	000	8	90	000	900	8	8	8	8	000	90	8	8	3 8	3 :	000	000	90	8	5 5	800	003	905	700	: 5	017	024	0,48	98
1	~	·	•	•	•	•	·	·	•	•	•	•	•	•	·	•	•	·	•	•	•	•	•	•	•	•	•	•	•	·	:		•	•	•
	2.6	000	8	80.	90.	8	90.	90.	90.	900	90.	8	80.	900	80.	900	8	00	000	38	3 :	000	90.	900	88	3 8	38	8	8	900	9	8	000	3 8	005
	ج :													•		·	·	·	•			·				Ī	- '	_	•	Ĭ			·		. •
-	2.4	900.	8	8	900.	8	90.	80.	89	90.	9	90	80.	90.	99	90.	8	<u>00</u> .	88	38	3 :	900	89.	90.	88	3 8	38	8	90.	98.	9	8	98	38	90.
:	7											;									;										;				
;	2.2	90.	8	8	8	8	80.	89.	80.	90.	<u>8</u>	8	8	90.	90.	99.	8	8	88	38	3 :	.000	99	8	8	3 8		8	99.	90.	900	8	80.	3 8	00.
;	; ۲	_	_	_	_	_	_	_	_	_	_	:	_	_	_	_	_	_	_		;	_	_	_	_			_	_	_	;				
	2.0	900	9	9	9	8	90.	8	99.	90.	90.	. 00	99	8	90.	90.	9	99.	8	3 5	3 :	90.	90.	8	99	3 8	38	8	8	90.	9	8	90.	96	00
:	, ,											; 	_	_			_	_			. :	-	-	_						_	:		_		
-	9	Ö	'n	2	5	20.	23	2	33	0,	45.	50.	55	80.	65	70.	ĸ	80	3	S 8	2	100	105.	110.	115.	27	130	135	1,0	145.	150	155	160	5 5	5

TABLE 5.1.2.7-16 (CONT) TDDB: EFFECTIVE HAZARD RATE (x 10E-6) AT J0000. HOURS FOR AREA = 5.50 LOG SQUARE MICRONS

0 ķ : 888888 80 147 008 371 008 700 234 408 035 939 • 4 579 628 678 728 778 829 829 932 984 888888888 88888 152 817 459 961 218 129 602 553 584 527 674 969 363 363 363 810 268 000 000 000 4 98 5 7 9 8 7 288832 **&&&&&&** 021 629 088 657 719 719 180 772 742 981 383 383 270 270 562 401 786 122 942 117 117 321 321 348 566 871 230 613 341 637 858 858 4.2 482. 514. 548. 581. 488 604 230 230 230 230 245 245 245 087 183 467 467 873 331 769 117 117 303 259 919 221 104 510 510 387 583 352 349 633 633 633 633 633 0 52.56 500 Stress (MV/cm) 6 3.8 .518 .953 1.651 2.705 4.222 6.306 9.061 12.575 16.927 25,282,23 .031 .068 .138 .265 .477 .817 1.333 2.082 3.127 980 582 582 582 932 932 934 192 047 Field 3. 1.255 1.846 2.635 3.659 4.955 6.559 10.815 13.521 14.638 33.755 44.63 50.66 57.24 25,25,000 Electric I .057 .087 .160 .355 .395 .395 .591 .581 .223 .289 22.764 26.198 29.915 33.912 38.186 42.732 3.054 3.981 5.100 6.429 7.986 9.784 11.837 14.154 16.745 000 002 004 0037 037 037 143 143 .311 .442 .615 .839 1.123 1.479 1.917 2.447 3.081 4.698 5.701 6.845 8.138 9.585 0 w. .551 .912 .152 .439 æ ~ 9 ď 0 170.00 17 (3)1

MICRONS SQUARE 8 6.8 8 п AREA 짍 HOURS 10000 ¥ EFFECTIVE HAZARD RATE (x 10E-6) TDD8: (CONT) 5.1.2.7-16 TABLE

5.0	716.222 787.267 859.405 932.410 999.000 999.000 999.000	989.000 989.000 989.000 989.000 989.000 989.000	999,000 999,000 999,000 999,000 999,000 999,000 999,000 999,000 999,000 999,000 999,000
8.4	530.098 587.971 587.128 707.357 768.470 830.295 892.677 995.478	000 000 000 000 000 000 000 000 000 00	000 000 000 000 000 000 000 000 000 00
4.6	287.596 4 329.827 5 373.910 5 373.910 5 466.762 6 515.122 7 564.545 8 614.863 8 665.932 9	769.803 9 822.240 9 8875.240 9 928.304 9 981.489 9 999.000 9 999.000 9	999.000 999.00
4.4	154.718 2 183.764 3 2214.853 3 2214.853 3 382.416 4 318.533 5 394.613 6 434.277 6	516.183 558.183 558.188 660.754 687.197 774.846 818.947 863.152 907.406	25.1.641 295.872 299.000 299.000 299.000 299.000 299.000 299.000 299.000 299.000 299.000 299.000 299.000 299.000 299.000 299.000
4.2	69.883 87.348 106.799 1158.128 1175.221 177.921 202.125 229.692 288.495	319.331 383.735 417.024 485.333 520.197 555.438 550.994	662.817 698.982 735.254 771.592 807.959 884.432 884.432 880.646 953.074 999.000 999.000 999.000
4.0	24.462 32.928 32.928 42.977 54.618 67.827 98.749 98.749 116.322 135.193	176.474 221.877 245.908 245.908 220.715 296.222 322.354 349.045 376.230	431.845 460.169 488.771 517.607 546.636 5575.820 665.5125 665.5125 665.5125 665.710 7722.944 7722.944 7722.944 7722.944 7722.944 7723.944 7724 7724 7724 7724 7724 7724 7724 7
ss (MV/cm 3.8	5.974 8.909 12.747 17.23.505 30.550 38.747 48.101 58.598	82.895 111.289 126.887 143.339 143.339 178.586 197.229 216.356	256.716 277.542 298.785 320.403 342.354 342.354 387.101 409.827 409.827 479.043 502.370 562.370 572.782
Field Stress 3.6	.915 1.550 2.495 3.837 5.662 8.055 11.089 14.830 19.326	30.715 37.637 45.378 53.925 63.257 73.350 84.170 95.684 107.855	134.013 147.924 162.337 177.216 192.525 208.228 224.684 257.375 257.375 267.375 274.335 287.375 388.956 386.567
Electric Fi	.081 .159 .293 .512 .512 .512 .852 1.356 4.354 6.024	8.113 10.664 13.713 17.289 21.411 26.095 31.345 37.162 43.539	57.930 65.911 74.390 83.346 92.755 112.839 123.466 134.450 145.767 157.395 169.312 169.312
3.2	.000 .000 .030 .033 .033 .033 .033 .033	1.369 1.968 2.751 3.750 4.996 6.516 8.338 10.484 12.972	19.032 22.621 26.590 30.938 35.661 46.213 52.024 58.177 64.660 71.460 71.460 78.564 85.957 93.625
3.0	.000 .000 .001 .007 .007 .015 .027	. 136 . 233 . 497 . 723 1. 025 1. 420 1. 924 2. 554 3. 329	4.265 5.378 6.683 8.193 8.193 11.869 14.053 14.053 16.476 19.476 19.476 19.22,049 22.049 22.26,597 33.233 36.105 44.540
2.8		.008 .013 .023 .038 .061 .061 .142 .142 .302	.588 .797 1.060 1.387 1.787 2.269 2.842 3.516 4.298 5.196 5.196 7.370 10.085 11.656
2.6	000000000000000000000000000000000000000	.000 .000 .001 .003 .003 .008 .008	.047 .068 .098 .098 .138 .191 .260 .347 .457 .594 .762 .762 .762 .1.206 .1.492 .1.492 .1.492 .1.492
2.4	000000000000000000000000000000000000000	0000	.002 .003 .005 .008 .017 .017 .024 .047 .047 .047 .047 .047 .047 .047 .04
2.2	000000000000000000000000000000000000000	0000	.000 .000 .000 .000 .001 .001 .002 .005
2.0	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
1(0)	20.0 20.0 30.0 30.0 40.0 40.0	5.5.6.6.5.5.5.5.5.5.5.5.5.5.5.5.5.5.5.5	100. 115. 116. 120. 123. 130. 130. 146. 150. 150. 170.

TABLE 5.1.2.7-16 (CONT) TODB: EFFECTIVE HAZARD RATE (x 10E-6) AT 10000. HOURS FOR AREA = 6.50 LOG SQUARE MICRONS

:	2.0		781.	•	. •	_•		. •	•		•		_•		•	•	•	•	•	٠	•	3		•	•		•	•	•	•	•			-	•	• -	88
;	-		860	_	_	_	_	_	-	_	_	-				-	-	-	-	8 8		_	_	_	8			_	_	_	_		_	•			8
:	4.8	:	8.520	•	•		•			•	•					•	•	•	•	9.000 6.000	•			•	9.00	•		•	•	•						•	9.60
-		: :	72 638					-	_	_	_	-	_	-	-	-	_	-	-	& { & { B :		_			& 2					_			_	-	_	_	&
:	4.6	:	427.472	•		•			•		•		•	•	-	-	•	-	•	000.666	•	· .		•	38.000		•	•	•	•	•	•	•	٠.	•	•	%.000 %.000
		; ;	384 45		_	-		_	632 7:				-	_	-	_	246 9	-	-	-		_	_	-	800	-		-		_	_	-	80	-	8 8 8 8		8 8 8 8 8 8
	4.4		264.3	•	•	•	•	•	٠.	•	-	ું•ા	85.0	_•	•	•	•	•	•	5.6 8.8	•	_ · ·	•		ŏ.08	•	•	•	•	•	•		٠.		. •	•	5.0.
:		•	569 2								98		•	-	-	_	308	_	-	- '	S (_	_		2119	-		_		3	_		6 000	-	88		
;	4.2	:	146.5											•	•	•	•	•	•	67.27	•	• •	•	•	919.2	•	•	•	•	•	•	٠,	٠.	-	•	•	. O.
;	_	1 1 1							829 3			7 70	-		-		244 6	_	_		/ / (0	_			970	_	-			_		-	5 99	•	•		
	4.0	1 1 !					-		88.8			٠. :						•	•	198.7	•	• •		-	655.0	-				• -				٠.	-		88
Field Stress (MV/cm)	6 0	:	295		•	•	•	•	•	•		98		• • •		•••	206	•	-	•	717			954	_	_				2 2	-	-	_	-			26.5
es (; ;	5	•	•	•				•				•	•		•	•	•	318.		• •		•	440	•	•	•	•	•	•			•	•	•	3.5
Stre	9	! !	489	969	746	36	622	254	418	30	147	626	609	142	689	225	369	819	872	23	3	167	159	527	234	241	516	2	3 5	7	8 8	222	101	451	863	250	3 8
eld	w.		7.										<u>ھ</u>	8	107.	121.	1 36.	151.	167.	<u>₹</u>	S	219.	237.	255.	274.	8	312.	352.	۲ : د	<u> </u>	<u>;</u> ;	, 11.	432.	452.	472	455.	534.
		:	430	272	456	926	141	3	012	896	458	718	3	356	726	776	486	830	2	305	જે :	940	8	482	383	3	2	747	8 6		2 6	5	855	8	656	90	8 8
ctri	2 3.4	! ! !	-	∾	m	Š	۲.	o.	13.(₽.	2	%	32	3	9	χ.	£3.	≈	82	8	3	115	127.	140	153.	8	8	2 2		777	รู้	70	267.	283.	8;	270	35.
E	ج.	:	.13	55	529	28	344	.021	935	132	.655	545								<u> </u>					280												§ ₹
:	m						_	۸	۸	4	5	7	1					•		8	-	•	28	65	ĸ	8	8	\$ 3	3 5	2 5	9 5	158					50%
	3.0	:	.013	.026	.050	269:	3	288	.459	3	8	777	.038	.803	767.	8.	•	.88	8	.373	2	8:			8		•	•			•				•	•	£ §
;	M	:				_				_	_	- ;	~	~	m	4			•	12.		- ;			88				-	7 8		-	•				8 5
	2.8		<u>6</u>	<u>é</u>	8	8	.012	20.	.039	9.	==	5	.270	.405	85.	.83	.18	.58	<u>\$</u>	. 748	22.	.459	553	.821	3.276	9.924	7.	5.830		18.5 <i>/</i> 8	5 :	2			•		932
:		:	_	_	_	_	_	_	۸.		_	₩ :	~	ر	•	_	_ _	~	_	ر در	•	~ ;	_	~							•	-					5 45
	5.6		8	<u>s</u>	ĕ	ś	g	ġ	ë	ģ	8	5	.02	Š	0	80.	13	€.	82.	8	¥	2	.97	1.26	1.627	8.	2.57	3.17	3.87	9		6.61	7.76	9.03	0.42	<u>د</u> د	15.3%
	••		0	0	0	0	0	0		0	0	_	-	7	m	9	٥	S	м	ı,	~	د م											•		-		-
:	2.4	! !	8	8	8	8	8	8	8	8	8	8	8	8	8	8	S	<u>-</u>	70.	.03	S	· · ·	9	7.	.20	.27	ķ	74.	é (<u>`</u> 8	?	1.21	1.49	1.82	2.19	2.62	3.657
		; !	2	2	2	2	2	2	2	2	2	2	: : 2	2	2	2	2	Ξ	Ξ	2	≅	: : ع		=	9	2	22	4 :	2:	<u>ج</u> ۶	Q :	Ņ	: : ஜ	ıΣ	۲,	<u>ا</u> کا	2 52
	2.5		8	8	8	કં	9.	8	8	S	9	8	8	8	9	S	8	9	ટ	ਤ :	ġ.	8	8	9	<u>.</u>	9.	9	8	٠,	ਝ ÷	= ;	~	. 18	.2	χį	ų.	3. %
•		: :	8	8	8	8	8	2	8	8	8	8	: : 8	8	8	8	8	8	8	8	8	2 2	; ; 8	8	5	5	2	2	3 :	e :	<u> </u>	2	: : 12	<u> </u>	52	<u>ب</u>	550
•	2.0		ĕ	ĕ	ĕ	ĕ	ē	ਰ	ō	ō.	ō	ĕ	įŏ	Õ.	ē.	ē.	ō.	ð	ō	ō.	Õ.	Ō	ĕ	ð	ō.	ō.	ō.	o (o i	٠. خ	5.	•	0	•	0	0.0	20
	_	:	٥.	۶.	٥.	۶.	٥.	۶.	٥.	۶.	٠.	۶.		5.		۶.	ġ,	۲.	Ġ.	ريو	ė.	ر ا		٠.	٥.	۲.	o.	د		٠. د		٠.	: d		9	ιζ s	ξ. Έ.
:	1(0)	:			_	_	7	~	M	M	4	4		2	•	•	7	~	∞	∞ •	O.	Φ ;	2	2	Ξ	Ξ	75	7	<u>.</u>	2 :	*	7	15	5	9	2;	14

TABLE 5.1.2.7-16 (CONT) TDDB: EFFECTIVE HAZARD RATE (x 10E-6) AT 10000. HOURS FOR AREA = 7.00 LOG SQUARE MICRONS

(Notes for Table 5.1.2.7-16)

NOTE 1: Temperature axis refers to $T_{\rm J}$ as detailed in note of Table 5.1.2.7-4.

NOTE 2: Electric Field Stress axis refers to worst case voltage applied to the thinnest transistor gate oxide using the following expression:

If oxide thickness is not known, Table 5.1.2.7-19 gives default values based on the number of transistors on the device in question.

NOTE 3: The correct page for use is determined by the total amount of active transistor gate oxide area. If total amount of active transistor gate oxide area is not known, Table 5.1.2.7-18 gives default values based on the number of transistors on the device in guestion.

.30	000	888888888888888888888888888888888888888	866888888888888888888888888888888888888
-	× 8 8 8 8	****	888888888888888888888888888888888888888
.00	000000000000000000000000000000000000000	888888888888	
-	**	*	
8	000000000000000000000000000000000000000	8888888888	000000000000000000000000000000000000000
-	- 8	****	888888888888888888888888888888888888888
8	888888888	800000000000000000000000000000000000000	999999999999999999999999999999999999999
		-888888888 888888888888888888888888888	888888888888888888888888888888888888888
50	000000000000000000000000000000000000000	900000000000000000000000000000000000000	999999999999999999999999999999999999999
1 1		****	888888888888888888
40	000000000000000000000000000000000000000	000010000000000000000000000000000000000	
4.	;	***************************************	88888888888888888
, ~0	000000000000000000000000000000000000000	9999999999	000000000000000000000000000000000000000
/cm2/ .30		8888	8888888888888888
Current Density (MA/cm2)	000000000000000000000000000000000000000	000000000000000000000000000000000000000	
sity .2			888888888888888888888888888888888888888
oen o	000000000000000000000000000000000000000	000000000000000000000000000000000000000	
rent 1			888888888888888888888888888888888888888
3	000000000000000000000000000000000000000	8888888888	000000000000000000000000000000000000000
; -			888888888888888888888888888888888888888
	000000000000000000000000000000000000000	8888888888	
.13			88888 88888
	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000

	000000000000000000000000000000000000000	8888888888	000000000000000000000000000000000000000
.08		~~~~~~	88888
,	00000000000	888888888888	
8.			888
	000000000000000000000000000000000000000	88888888888	
.05		 	
	000000000000000000000000000000000000000	000000000000000000000000000000000000000	
3.	:		
		88.55.65.65.65.65.65.65.65.65.65.65.65.65.	
(3)1	CACAWWA4	"""" " " " " " " " " " " " " " " " " "	

ELECTROMIGRATION: EFFECTIVE MAZARD RATE (x 10E-6) AT 10000. HOURS

(Notes for Table 5.1.2.7-17)

NOTE 1: Temperature axis refers to T_J as detailed in note of Table 5.1.2.7-4 ($T_J = T_C + \theta_{JC} \times P$).

NOTE 2: Current Density axis refers to worst case current density on device. The default value is .13 MA $/ \, \mathrm{cm}^2$.

Table 5.1.2.7-18 Total Transistor Gate Area ($\log \mu m^2$)

Complexity	Digital Microprocessors	Digital and Linear
(# of trans.)	(including Controllers)	Gate / Logic Arrays
100 - 500	5.39	5.24
500 - 1K	5.47	5.37
1K - 5K	5.64	5.67
5K - 10K	5.72	5.80
10K - 50K	5.90	6.10
50K - 100K	5.97	6.23
100K - 500K	6.15	6.52
500K - 1M	6.23	6.65
1M - 5M	6.41	6.95
5M - 10M	6.48	7.08

NOTE Total Transistor Gate Area refers to the total amount of active transistor gate oxide area on the device based on the number of transistors on the device using the following expression:

$$A = \log(4*TR*10^{-0.744*(\log(TR) - 5.50)}) \quad (in \log \mu m^2)$$

for MOS Digital Microprocessors (Including Controllers), and

$$A = \log(6*TR*10^{-0.580*(\log(TR)-5.78)}) \quad (in \log \mu m^2)$$

for MOS digital and Linear Devices (Including Gate / Logic Arrays)

TR is the number of transistors on the device in question

Table 5.1.2.7-19 Dielectric Thickness (kÅ)

Complexity (# of trans.)	Digital Microprocessors (including Controllers)	Digital and Linear Gate / Logic Arrays
100 - 500 500 - 1K 1K - 5K 5K - 10K 10K - 50K 50K - 100K 100K - 500K 500K - 1M 1M - 5M 5M - 10M	4.81 2.50 1.89 0.98 0.74 0.39 0.29 0.15 0.11	2.17 1.35 1.10 0.68 0.56 0.35 0.28 0.17 0.14 0.09

NOTE 1: Dielectric Thickness refers to the thinnest transistor gate oxide on the device based on the number of transistors on the device using the following expression:

$$t_{OX} = 10^{-0.406*(log(TR)-3.68)}$$
 (in KA)

for MOS Digital Microprocessors (Including Controllers), and

$$t_{OX} = 10^{-0.296*(log(TR)-3.14)})$$
 (in kÅ)

for MOS Digital and Linear Devices (Including Gate / Logic Arrays)

TR is the number of transistors on the device in question

NOTE 2: The electric field stress,
$$E_S$$
, is given by
$$E_S = .11 \ V_{op}/t_{ox} \quad (Mv/cm), \qquad (5.1.2.7.14)$$

where:

 V_{op} = operating voltage (user supplied V)

 t_{OX} = oxide thickness (user supplied KÅ)

Table 5.1.2.7-20 Gate Oxide Area, Memories

MOS SRAMS AND BIMOS SRAMS*											
Capacity (# bits)	Total Gate Ox Lower Limit	ide Area (µm²) Upper Limit									
1K 2K 4K 8K 16K 32K 64K 128K 256K 512K	2K 149,352 798,112 4K 45,864 192,888 8K 82,728 358,776 16K 156,456 690,552 32K 303,912 1,354,104 64K 598,824 2,482,600 128K 1,188,648 2,681,208 256K 1,052,576 4,730,592										
2M 8,392,608 37,760,736 *For BiMOS SRAMs, multiply oxide area by .667 MOS DRAMS											
Capacity (# bits)	Total Gate Ox Lower Limit	ide Area (µm²) Upper Limit									
1K 98,588 394,352 2K 123,676 494,704 4K 31,932 95,796 8K 50,364 151,092 16K 87,228 261,684 32K 160,956 482,868 64K 308,412 925,236 128K 603,324 1,809,972 256K 530,288 1,590,864 512K 1,054,576 3,163,728 1M 2,103,152 6,309,456 2M 4,200,304 12,600,912 UVEPROMS, EEPROMS, FLOATING GATE PROMS, PALS,											
UVEPROMS, EEPROMS, FLOATING GATE PROMS, PALS, PLAS, MOS ROMS, HALS, MLAS For all device capacities: 260,000-1,209,000µm²											

NOTE: If gate oxide area is unknown, assume upper limit.

Table 5.1.2.7-21 Gate Oxide Thickness, Memories

MOS ROMS/PLAS/PALS/MLAS/HALS*								
Capacity (# bits)	Gate Oxide Thickn Lower Limit	ess (Angstroms) Upper Limit						
2K	600	700						
4K	600	700						
8K	600	700						
16K	600	700						
32K	600	700						
64K	400	600						
128K	400	500						
256K	400	500						
512K	400	500						
1M	250	400						
2M	250	400						

^{*}For MOS ROMs/PLAs/PALs/MLAs/HALs determine number of bits in the array, then use above table, rounding up to the next highest bit category.

UVEPROMS, MNOS/Flash EEPROMS, Float. Gate PROMS

Capacity	Gate Oxide Thickness (Angstroms)	
(# bits)	Lower Limit	Upper Limit
2K	600	700
4K	600	700
8K	600	700
16K	600	700
32K	600	700
64K	400	600
128K	300	400
256K	300	400
512K	235	400
1M	235	400
2M	235	400

Table 5.1.2.7-21 Gate Oxide Thickness, Memories (continued)

FLOTOX and Tex-Poly EEPROMs			
Capacity (# bits)	Gate Oxide Thickness (Angstroms) Lower Limit Upper Limit		
8K 16K 32K 64K 128K 256K 512K 1M 2M	600 600 600 400 340 340 300 300	750 750 750 600 500 500 500 500	
MOS SRAMS, DRAMS BIMOS SRAMS			
Capacity (# bits)	Gate Oxide Thickn Lower Limit	ness (Angstroms) Upper Limit	
1K 2K 4K 8K 16K 32K 64K 128K 256K 512K 1M 2M	1200 1200 410 410 250 250 250 250 200 200 200	1500 1500 1000 1000 410 410 410 300 300 300 300	

NOTE: If gate oxide thickness is unknown, assume lower limit.

Table 5.1.2.7-22: Cross Reference for Commercial Type to MIL-M-38510 Type

COMMERCIAL	M38510/	COMMERCIAL	M38510/	COMMERCIAL	M38510/
REF10	12403	LM139	11201	PAL 16R6A-2	50409
LM101A	10103	LM140H-05	10702	PAL 16L8A	50401
LM102	10601	LM140H-12	10703	PAL16R8A	50402
10501	06001	LM140H-15	10704	PAL16L8A-2	50407
10502	06002	LM140H-24	10705	PAL16R8A-2	50408
10504	06201	LM140K-05	10706	18020	47001
10505	06003	LM140K-12	10707	DG181A	11101
10506	06004	LM140K-15	10 708	DG182A	11102
10507	06005	LM140K-24	107 09	1832	47201
10509	06006	14013B	05151	DG184A	11103
10524	06301	14023B	05053	DG185A	11104
10525	06302	14093B	17701	1853	47401
10531	06101	PAL 14H4	50303	DG187-A	11105
10535	06104	PAL14L4	503 08	DG188A	11106
10576	06103	LM14TH-05	10702	DG190A	11107
10597	06202	LM141H-12	107.03	DG191A	11108
LM106	10303	LM141H-15	10704	LM193	11202
10631	06102	LM141H-24	10705	LF198	12501
LM108A	10104	14502	17403	LM199A	12401
PAL 10H8	50301	MC14069	17401	LM199	12404
PAL10L8	50306	LF147	11906	0G200	12301
LM109	10701	LM148	11001	HI 200	12301
LM110	10602	LM149	11002	2003	14103
LM111	10304	LM150K	11705	DG201	12302
LM117H	11703	LF151	11904	HI201	12302
LM117K	11704	1524	12501	PAL2OR4A	50504
LM118	10107	LM1524	12601	PAL2OR6A	50503
LM120H-05	11501	LF153	11905	PAL20L8A	50501
LM120H-12	11502	15482	00601	PAL20R8A	50502
LM120H-15	11503	LF155	11401	LH2101A	10105
LM120H-24	11504	LF155A	11404	LH2108A	10106
LM120K-05	11505	1558	10108	LH2110	10603
LM120K-12	11506	LF156	11402	LH2111	10305
LM120K-15	11507	LF156A	11405	2114	23802
LM120K-24	11508	LF157	11403	2114A	23804
DAC1221LD	12707	LF157A	11406	2117	24001
LM124	11005	PAL 16C1	50305	2117	24002
PAL12H6	50302	PAL 16H2	50304	2117	24003
PAL12L6	50307	PAL16L2	5030 9	2147	23801
LM129A	12402	PAL 16R4A	50404	2147H	23803
LM129B	12406	PAL 16X4	50405	2147H-3	23805
LM137H	11803	PAL 16A4	50406	2147H-2	23807
LM137K	11804	PAL 16R4A-2	50410	2148H	23806
LM1 38K	11706	PAL 16R6A	50403	2164	24401

Table 5.1.2.7-22: Cross Reference for Commercial Type to MIL-M-38510 Type (continued)

COMMERCIAL	M38510/	COMMERCIAL	M38510/	COMMERCIAL	M38510/
2164	24402	DG300	11601	4014B	05752
2164	24403	DG301A	11602	4015A	05703
2316E	40301	3018A	10801	4015B	05753
24401	24401	DG302A	11603	4016A	05801
2500	12204	DG303A	11604	4016B	05851
2510	12205	DG304A	11605	4017A	05601
25 16	22101	3045	10802	4017B	05651
25LS174	33106	DG305A	11606	40174B	17505
25LS175	33 107	DG306A	11607	4018A	05602
25 20	12206	DG307A	11608	4018B	05652
2532	22201	MC3101	15501	4019A	05302
0026	03501	MC3106	15502	4019B	05352
DS0026	03501	MC3111	15503	4020A	05603
MH0026	03501	MK 34 000	40301	4020B	05653
2600	12202	34069	17401	4021A	05704
2616	40301	35 16E	40301	4021B	05754
2620	12203	3636	21002	4022A	05604
OP27A	13503	4000A	05201	40228	05654
2700	12201	4000B	05 25 1	4023A	05003
2708	22001	4001A	05202	4023B	05053
2716	22101	4001B	05252	4024A	05605
275180	20903	4002A	05203	4024B	05655
275181	20904	4002B	05253	4025A	05204
275191	21002	4006A	05701	4025B	05254
2732	22202	4006B	05751	4027A	05102
NMC2816	22601	4007A	05301	4027B	05152
28S166A	21002	4007UB	05351	4028A	05901
285 166A	21004	4008A	05401	40288	05951
2901A	44001	4008B	05451	4030A	05303
2901C	44001	4009A	05501	4030B	05353
2905	44 10 1	4009UB	05551	4031A	05705
2906	44102	4010A	05502	4031B	05755
2907	44103	4010B	05552	4034A	05706
2915A	44104	40106B	17702	4034B	05756
2916A	44 105	40107B	17402	4041A	05505
2917A	44106	40109B	17404	404 1 UB	05555
2918	44201	4011A	05001	4043A	05103
29611	20402	4011B	05051	4043B	05153
29621	20805	4012A	05002	4048A	05304
29631	20904	4012B	05052	4048B	05354
29651	20902	40128 4013A	05032	4049A	05503
29651	20902	4013B	05151	4049UB	05553
29681	21002	4013B 4014A	05702	4050A	05504
67001	21902	4014A	03/02	4030A	00004
l					

Table 5.1.2.7-22: Cross Reference for commercial Type to MIL-M-38510 Type (continued)

COMMERCIAL	M38510/	COMMERCIAL	M38510/	COMMERCIAL	M38510/
40508	05554	4564	24401	53\$841	20902
TMS4050	23502	4564	24402	53\$841	20908
TMS4050	23504	4564	24403	5400	00104
4060A	05X01	4741	11003	54L00	02004
TMS4060	23501	506	19001	54H00	02304
TMS4060	23503	506A	19002	54500	07001
4066A	05802	507	19003	54LS00	30001
4066B	05852	507A	19004	54F00	33001
4067B	17801	508A	19005	54AL S00	37001
4069U8	17401	509A	19 006	54HC00	65001
40708	17203	HPROM512	20101	5401	00107
4070B	05353	51C67	29 103	54101	02006
4071B	17101	51067	29106	54H01	02306
4072B	17102	52116	40301	5402	00401
4073B	17003	MM5280	23505	54L02	02701
4075B	17103	MM5280	23506	54502	07301
4076B	17501	5300-1	20301	54LS02	30301
4077B	17204	5301-1	20302	54F02	33301
40818	17001	MCM5303	20101	54AL S02	37 30 1
40828	17002	MCM5304	20102	5403	00109
4085B	17201	5305-1	20401	54L03	02006
40868	17202	5306-1	20402	54503	07002
4093B	17701	5351680	21001	54LS03	30002
4095B	17502	5351681	21002	5404	00105
4096B	17503	AD5325	13903	54C04	17401
MKB4096	23602	5330	20701	54L04	02005
MKB4096	23604	5331	20702	54H04	02305
40978	17802	AD534T	13901	54504	07003
40988	17504	AD534S	13902	54LS04	30003
40998	17601	5340-1	20801	54F04	33002
4116	24001	5341-1	20802	54AL S04	37006
4116	24002	53\$440	20601	5405	00108
4116	24003	535441	20602	54505	07004
4136	11004	5348-1	20804	54LS05	30004
4156	11003	5349-1	20805	5406	00801
4213	13904	5352-1	20601	5407	00803
45028	17403	5353-1	20602	5408	01601
4508B	17602	5380-1	20903	54508	08003
4514B	17301	5380-2	20903	54H08	15501
4515B	17302	5381-1	20904	54H08	15504
4532B	17303	5381-2	20904	54LS08	31004
4555B	17304	535840	20901	54F08	34001
4556B	17305	53\$840	20907	54AL S08	37401

Table 5.1.2.7-22: Cross Reference for Commercial Type to MIL-M-38510 Type (continued)

COMMERCIAL	M38510/	COMMERCIAL	M38510/	COMMERCIAL	M38510/
5409	01602	54116	01503	54F151	33901
54509	08004	5412	00106	54153	01403
54LS09	31005	54LS12	30006	54\$153	07902
5410	00103	54121	01201	54LS153	30902
54L10	02003	54L121	04201	54F153	33902
54H10	02303	54122	01202	54154	15201
54510	07005	54L122	04202	54155	15202
54LS10	30005	54LS122	31403	54LS155	32601
54F10	33003	54123	01203	54156	15203
54ALS10	37002	54LS123	31401	54LS156	32602
54HC10	65002	54LS124	31701	54157	01405
54ALS1000	38401	54125	15301	54\$157	07903
54ALS1002	38402	54LS125	32301	54LS157	30903
54ALS1003	38403	54LS125A	32301	54F157	33903
54ALS1004	38409	54126	15302	545158	07904
54ALS1005	38410	54LS126	32302	54LS158	30904
54ALS1008	38404	5413	15101	54F158	33904
54H101	02205	54LS13	31301	5416	00802
54ALS1010	38405	54132	15103	54160	01303
54ALS1011	38406	54LS132	31303	54LS160	31503
54ALS1020	38407	54HC132	65005	54LS160A	31503
54H103	02206	54\$133	07009	54161	01306
54ALS1032	38408	54AL 5133	37005	54LS161	31504
54ALS1034	38411	545134	07010	54LS161A	31504
54ALS1035	38412	54\$135	07502	54162	01305
54107	00203	545138	07701	54LS162	31511
54LS107	30108	54LS138	30701	54LS162A	31511
54LS109	30109	54ALS138	37701	54163	01304
54F109	34 102	545139	07702	54LS163	31512
54ALS109	37 102	54LS139	30702	54LS163A	31512
·54\$11	08001	5414	15102	54164	00903
54H11	15502	54LS14	31302	54L164	02802
54LS11	31001	545140	08101	54LS164	30605
54F11	34002	54145	01 005	54165	00904
54ALS11	37 402	54147	15601	54LS165	30608
545112	07102	54148	15602	54LS165A	30608
54LS112	30103	54LS148	360 0 1	54LS166	30609
54F112	34103	54\$15	08002	54LS168	31505
54ALS112A	37 103	54LS15	31002	54LS169	31506
545113	07103	54150	01401	54LS169A	3150 6
54LS113	30104	54151	01406	5417	00804
545114	07104	545151	07901	54170	01801
54LS114	3 0 105	54LS151	30901	54LS170	31902
-					

Table 5.1.2.7-22: Cross Reference for Commercial Type to MIL-M-38510 Type (continued)

COMMERCIAL	M38510/	COMMERCIAL	M38510/	COMMERCIAL	M38510/
54LS173	36101	54H21	15503	54LS273	32501
54174	01701	54LS21	31003	54LS279	31602
545174	01705	54H22	02307	5428	16201
54LS174	30106	54\$22	07007	54LS28	30204
54F174	34 107	54LS22	30008	54AL S28	38402
54ALS174	37 20 1	54LS221	31402	54LS280	32901
54175	01702	5423	00402	54F280	34901
545175	07 106	54LS240	32401	54LS283	31202
54LS175	30107	54F240	33201	54F283	34201
54F175	34 104	54AL S240	38301	545287	20302
54ALS175	37 202	54LS241	32402	545288	20702
54180	01901	54F241	33202	54LS290	32003
54181	01101	54AL S241	38302	54LS293	32004
545181	07801	54AL S242	38506	54LS295B	30606
54LS181	30801	54AL S243	38507	54LS298	30909
54182	01102	54LS244	32403	5430	00101
545182	07802	54F244	33203	54L30	02001
54LS190	31513	54AL S244	38303	54H30	02301
54LS191	31509	5425	00403	54530	07008
54192	01308	545251	07905	54LS30	30009
54LS192	31507	54LS251	30905	54ALS30	3700 9 37004
54193	01309	54F251	33905	54HC30	65004
54L193	02503	545253	07908	5432	16101
54LS193	31508	54LS253	30908	54LS32	
54194	00905	54F253	33908	54E332 54F32	30501
545194	07601	54ALS253	3XX01		33501
54LS194	30601	548C3253 54S257	07906	54AL S32	37501
54LS194A	30601 30601	543257 54LS257	30906	54LS324 54LS348	31702
54F194	3 36 01	54LS2578	30906		36002
54195				54F352	33909
545195	00906	54F257	33906	54F353	33910
	07602	545258	07907	54365	16301
54LS195	30602	54LS258	30907	54LS365	32201
54LS195A	30602	54LS2588	30907	54366	16302
54LS196	32001	54F258	33907	54LS366	32203
54LS197 5420	32002	54LS259	31603	54367	16303
54L20	00102	54LS2598	31605	54LS367	32202
54L2U 54H2O	02002	5426	00805	54368	16304
54520	02302	54LS26	32102	54LS368	32204
54320	07006	54LS261	31801	5437	00302
54LS20	30007	54LS266	30303	54LS37	30202
54F20	33004	5427	00404	54ALS37	38401
54ALS20	37003	54LS27	30302	54LS373	32502
54HC20	65003	54AL S27	37 30 2	54LS374	32503
L				<u> </u>	

Table 5.1.2.7-22: Cross Reference for Commercial Type toi MIL-M-38410 Type (continued)

COMMERCIAL	M38510/	COMMERCIAL	M38510/	COMMERCIAL	M38510/
54F374	34 105	54\$51	07401	54H74	02203
54LS375	31604	54LS51	30401	54574	07101
54LS377	32504	54F521	34701	54LS74	30102
54F378	34108	5453	00503	54F74	34101
54F379	34109	54H53	04003	54ALS74	37 101
5438	00303	54F534	34106	5475	01501
54LS38	30203	5454	00504	54LS75	31601
54LS390	32701	54H54	04004	5476	00204
54LS393	32702	54L54	04102	54H76	02204
54LS395A	30607	54LS54	30402	54L\$76	30110
5440	00301	54LS540	32404	54LS76A	30110
54H40	02401	54LS541	32405	5477	01502
54540	07201	54H55	04005	54L78	02104
54LS40	30201	54L55	04103		
54ALS40	38407	548570	20401	5479 5480	00297 00604
54S412					
	42101	54\$571	20402	5482	00601
5442	01001	54\$572	20601	5483	00602
54L42	02901	54\$573	20602	54LS83A	31201
54LS42	30703	54ALS574	37 104	54\$85	08201
54LS424	42201	54ALS576	37105	5485	15001
545428	42301	54564	07402	54LS85	31101
5443	01002	54F64	33401	54ALS857	37901
54L43	02902	54LS640	32804	5486	00701
5444	01003	54AL S640	38501	54L86	02601
54144	02903	54AL S641	38502	54586	07501
5445	01004	54AL S642	38503	54L86	30502
5446	01006	54ALS643	38504	54F86	34501
54L46	02904	54AL S645	38505	54AL S874	37106
5447	01007	54LS646	32804	54ALS876	37 107
54147	02905	54LS648	32805	5490	01307
54LS47	30704	54\$65	07403	54L90	02501
545472	20805	54LS670	31901	54LS90	31501
545473	20804	5470	00206	5492	01301
545474	20802	54L71	02101	54LS92	31510
545475	20801	5472	00201	54C929	23901
5448	01008	54L72	02102	5493	01302
5449	01 009	54H72	02201	54L93	02502
54LS490	32703	5473	00202	54LS93	31502
5450	00501	54L73	02103	54L93A	02502
54H50	04001	54H73	02202	54C930	23902
5451	00502	54LS73	30101	5495	00901
54H51	04002	5474	00205	54L95	02801
54L51	04101	54L74	02105	54LS95	30603
]			

Table 5.1.2.7-22: Cross Reference for Commercial Type to MIL-M-38510 Type (continued)

54LS95B 30603 5496 00902 54LS96 30604 55107 10401 55108 10402 55113 10405 55114 10403 55115 10404 SMJ5517 29101 SMJ5517 29105 5532A 13102 55325 13001 55326 13002 55327 13003 5534A 13101 SE5537 12502 55450 12901 55451 12902	6208 6216 064 6504 6508 6514 6516 65162 65162 65162 6518 65262 MCM6604A MCM6604A MCM6605 MCM6605	19008 19003 11903 24501 23901 24502 29102 29101 29104 29105 23902 29103 23602 23604 23601	7611 76160 76161 76165 7620 7621 76321 7640 7641 7642 7642 7642 7643 7644 76L70 7680	20302 21001 21002 21005 20401 20402 21101 20801 20802 02906 20601 20602 20603 02805
54LS96 30604 55107 10401 55108 10402 55113 10405 55114 10403 55115 10404 SMJ5517 29101 SMJ5517 29105 5532A 13102 55325 13001 55326 13002 55327 13003 5534A 13101 SE5537 12502 55450 12901 55451 12902	064 6504 6508 6514 6516 65162 65162 65162 6518 65262 MCM6604A MCM6604A MCM6605 MCM6605	11903 24501 23901 24502 29102 29101 29104 29105 23902 29103 23602 23604 23601	76160 76161 76165 7620 7621 76321 7640 7641 76442 7642 7643 7644 76470	21001 21002 21005 20401 20402 21101 20801 20802 02906 20601 20602 20603 02805
55107 10401 55108 10402 55113 10405 55114 10403 55115 10404 SMJ5517 29101 SMJ5517 29105 5532A 13102 55325 13001 55326 13002 55327 13003 5534A 13101 SE5537 12502 55450 12901 55451 12902	6504 6508 6514 6516 65162 65162 65162 6518 65262 MCM6604A MCM6604A MCM6605 MCM6605	11903 24501 23901 24502 29102 29101 29104 29105 23902 29103 23602 23604 23601	76161 76165 7620 7621 76321 7640 7641 76L42A 7642 7643 7644 76L70	21002 21005 20401 20402 21101 20801 20802 02906 20601 20602 20603 02805
55108 10402 55113 10405 55114 10403 55115 10404 SMJ5517 29101 SMJ5517 29105 5532A 13102 55325 13001 55326 13002 55327 13003 5534A 13101 SE5537 12502 55450 12901 55451 12902	6508 6514 6516 65162 65162 65162 6518 65262 MCM6604A MCM6604A MCM6605 MCM6605	24501 23901 24502 29102 29101 29104 29105 23902 29103 23602 23604 23601	76165 7620 7621 76321 7640 7641 76L42A 7642 7643 7644 76L70	21005 20401 20402 21101 20801 20802 02906 20601 20602 20603 02805
55113 10405 55114 10403 55115 10404 SMJ5517 29101 SMJ5517 29105 5532A 13102 55325 13001 55326 13002 55327 13003 5534A 13101 SE5537 12502 55450 12901 55451 12902	6514 6516 65162 65162 65162 6518 65262 MCM6604A MCM6604A MCM6605 MCM6605	24502 29102 29101 29104 29105 23902 29103 23602 23604 23601	7620 7621 76321 7640 7641 76L42A 7642 7643 7644 76L70	20401 20402 21101 20801 20802 02906 20601 20602 20603 02805
55114 10403 55115 10404 SMJ5517 29101 SMJ5517 29105 5532A 13102 55325 13001 55326 13002 55327 13003 5534A 13101 SE5537 12502 55450 12901 55451 12902	6516 65162 65162 65162 6518 65262 MCM6604A MCM6604A MCM6605 MCM6605	29102 29101 29104 29105 23902 29103 23602 23604 23601	7621 76321 7640 7641 76L42A 7642 7643 7644 76L70	20402 21101 20801 20802 02906 20601 20602 20603 02805
55115 10404 SMJ5517 29101 SMJ5517 29105 5532A 13102 55325 13001 55326 13002 55327 13003 5534A 13101 SE5537 12502 55450 12901 55451 12902	65162 65162 65162 6518 65262 MCM6604A MCM6604A MCM6605 MCM6605 IM6654	29101 29104 29105 23902 29103 23602 23604 23601	76321 7640 7641 76L42A 7642 7643 7644 76L70	21101 20801 20802 02906 20601 20602 20603 02805
SMJ5517 29101 SMJ5517 29105 5532A 13102 55325 13001 55326 13002 55327 13003 5534A 13101 SE5537 12502 55450 12901 55451 12902	65162 65162 6518 65262 MCM6604A MCM6604A MCM6605 MCM6605	29101 29104 29105 23902 29103 23602 23604 23601	7640 7641 76142A 7642 7643 7644 76170	20801 20802 02906 20601 20602 20603 02805
SMJ5517 29105 5532A 13102 55325 13001 55326 13002 55327 13003 5534A 13101 SE5537 12502 55450 12901 55451 12902	65162 6518 65262 MCM6604A MCM6604A MCM6605 MCM6605 IM6654	29105 23902 29103 23602 23604 23601	76L42A 7642 7643 7644 76L70	20802 02906 20601 20602 20603 02805
5532A 13102 55325 13001 55326 13002 55327 13003 5534A 13101 SE5537 12502 55450 12901 55451 12902	65162 6518 65262 MCM6604A MCM6604A MCM6605 MCM6605 IM6654	29105 23902 29103 23602 23604 23601	76L42A 7642 7643 7644 76L70	02906 20601 20602 20603 02805
55325 13001 55326 13002 55327 13003 5534A 13101 SE5537 12502 55450 12901 55451 12902	65262 MCM6604A MCM6604A MCM6605 MCM6605 IM6654	29103 23602 23604 23601	7642 7643 7644 76L70	20601 20602 20603 02805
55326 13002 55327 13003 5534A 13101 SE5537 12502 55450 12901 55451 12902	65262 MCM6604A MCM6604A MCM6605 MCM6605 IM6654	29103 23602 23604 23601	7643 7644 76L70	20602 20603 02805
55326 13002 55327 13003 5534A 13101 SE5537 12502 55450 12901 55451 12902	MCM6604A MCM6604A MCM6605 MCM6605 IM6654	23602 23604 23601	7644 76L70	20603 02805
55327 13003 5534A 13101 SE5537 12502 55450 12901 55451 12902	MCM6604A MCM6605 MCM6605 IM6654	23604 23601	76L70	02805
SE5537 12502 55450 12901 55451 12902	MCM6605 IM6654	23601		
SE5537 12502 55450 12901 55451 12902	MCM6605 IM6654		1 /580	20903
55451 12902		23603	7681	20904
		21901	7684	20901
	6665	24401	7685	20902
55452 12903	6665	24402	771	11904
55453 12904	6665	24403	77\$180	20903
55454 12905	6800	40001	775181	20904
55460 12906	6810	40201	775184	20901
55461 12907	S6831B	40301	775185	20902
55462 12908	68A316E	40301	775190	21001
55463 12909	68316E	40301	775191	21002
55464 12910	071	11904	772	11905
555 10901	710	10301	774	11906
556 10902	LM710	10301	78MG	11701
557 10903	711	10302	78G	11702
IM5603A 20201	LM711	10302	78M05	10702
AD561 13301	714	13502	7805	10706
IM5623 20202	7181	01101	NC7810LC	22501
56831B 40301	072	11 905	78M12	10703
AD571 13401	LM723	10201	7812	10707
AD584S 12801	MM7280	23505	78M15	10704
AD584T 12802	MM7280	23506	7815	10798
061 11901	074	11906	78M24	10705
6108 19007	LM741A	10101	7824	10709
6116 19001	LM747A	10102	7831	10406
6116 29101	7558	10108	7832	10407
6116 29104	7602	20701	79MG	11801
6116 29105	7603	20702	79G	11802
062 11902	7610	20301	79M05	11501

Table 5.1.2.7-22: Cross Reference for Commercial Type to MIL-M-38510 Type (continued)

COMMERCIAL	M38510/	COMMERCIAL	M38510/	COMMERCIAL	M38510/
7905	11505	825185	20902	93L01	02907
79M12	11502	825190	21001	9301	15206
7912	11506	825191	21002	9304	00603
79M15	11503	8251918	21004	9308	01503
7915	11507	82523	20701	93L08	04502
79M24	11504	8224	42201	9309	01404
7924	11508	8252708	20905	93L09	04601
DAC-08	11301	8228	42301	93L10	02504
DAC-08A	11302	8250	15204	9311	15201
Z-80 Z-80A	48002 48001	8251	15205	9312	01402
Z80ACPU		8252	15206	93L12	04602
Z-808	48001 48003	8264	24401	9314	01504
Z80CPU	48003 48002	8264 826 4 -	24402	93L14	04501
ZSOBCPU	48003	9093	24403	93L16	02505
Z8001	52001	AM9130CFC	03304	9317	15802
Z8001A	52001	AM9130CFC	23701	93L18	04301
Z3002	52003	AM9130CDM	23702 23703	9318	15603
Z8002A	52004	AM9130CFM	23703	932 9321	03101
8080A	42001	AM9130ADM	23703	9322	15801
82510	23101	AM9130AFM	23704	9322 93L22	01405 04603
82510	23107	AM91L30CF	23705	93L24	04603
82511	23102	AM91L30AF	23706	9324	15002
82511	23108	AM91L30CDM	23707	93L28	02803
825115	20803	AM91L30CFM	23707	9328	15902
8212	42101	AM91L30ADM	23708	933	03105
82S123	20702	AM91L30 AFM	23708	9334	16001
825126	20301	AM9140CFC	23709	9338	15701
82S126A	20303	AM9140AFC	237 10	9341	01101
825129	20302	AM9140CDM	23711	93410	23001
82S129A	20304	AM9140CFM	23711	93411	23003
825130	20401	AM9140ADM	23712	93412	23109
82S130A	20403	AM9140AFM	23712	93L412	23111
825131	20402	AM91L40CDC	23713	93415	23101
82S131A 82S136	20404	AM91L40AFC	23714	93L415	23103
825136	20601 2060 2	AM91L40CDM	23715	93415	23105
82S137A	20604	AM91L40CFM	23715	93415	23107
82S140	20801	AM91L40ADM AM91L40AFM	23716 23716	93417	20301
825141	20802	9218	40301	93419	23201
825180	20903	930	03001	9342 93L420	01102
825181	20903	93L00	02804	93421	23004 23002
825184	20901	9300	15901	93422	23002
		7505		75766	23110

Table 5.1.2.7-22: Cross Reference for Commercial Type to MIL-M-38510 Type (continued)

COMMERCIAL	M38510/	COMMERCIAL	M38510/	COMMERCIAL	M38510/
93L422 93422A 93L422A 93L425 93L425 93L425A	23112 23114 23115 23102 23104 23106 23108 23113 20302 20401 20801 20402 20802 20903 20904 20601	93453 93460 93461 935 93510 932510 932511 932511 936 9380 9380 9382 9383 940 944	20502 20906 20905 03002 21001 21003 21002 21002 21004 03003 06604 00601 00602 03002 03102 03301	946 948 950 951 9LS51 9LS54 957 958 9601 9602 9614 9615 962 SBP9900A SBP9989	03004 03302 03303 03201 30401 30402 03103 03104 01204 01205 10403 10404 03005 46001 46501

Table 5.1.2.7-23: Microelectronic Parameters

M38510/ XXXXXXX	۷cc (۷.)	Pd (W.)	Complexity	No	M38510/ XXXXXX	Vcc (V.)	Pd (W.)	Complexity	No
ΠL					ITL				-
00101-A 00101-3 00101-C 00101-D 00102-A 00102-C 00102-D 00103-A 00103-A 00104-A 00104-A 00104-A 00104-A 00105-A 00105-A 00105-A 00105-A 00105-A 00107-A 00107-A 00107-A 00108-B 00108-B 00109-C 00109-C 00109-C 00109-C 00109-C 00109-C 00109-C 00201-B 00201-C 00201-D 00202-B 00202-C 00202-D	777777777777777777777777777777777777777	0.04 0.04 0.04 0.08 0.08 0.08 0.12 0.12 0.12 0.12 0.12 0.12 0.12 0.12	16666666666666666666666666666666666666	14 14 14 14 14 14 14 14 14 14 14 14 14 1	00203-C 00204-F 00205-A 00205-B 00205-D 00205-B 00205-C 00205-B 00207-B 00207-B 00207-B 00207-B 00207-B 00207-B 00207-B 00207-B 00207-B 00207-B 00207-B 00207-B 00207-B 00301-B 00301-B 00301-B 00302-B 00303-A 00303-A 00303-A 00401-B 00401-B 00401-B 00401-B 00403-B	777777777777777777777777777777777777777	0.22 0.22 0.22 0.22 0.22 0.22 0.22 0.22	15G 15G 16G 12G 12G 11G 11G 11G 11G 11C 11C 11C 11C 11C 11	

Table 5.1.2.7-23: Microelectronic Parameters (continued)

M38510/ XXXXXXX	Vcc (V.)	Pd (W.)	Complexity	Np	M38510/ XXXXXXX	Vcc (V.)	Pd (W.)	Complexity	Np
ΠL					ПЦ				
00501-A	7.	0.10	6 G	14	00803-8	7.	0.32	6G	14
00501-3	7.	0.10	6G	14	00803-0	7.	0.32	6G	14
00501-0	7.	0.10	6G	14	0-20800	7.	0.32	6 G	14
00501-0	7.	0.10	6 G	14	00804-A	7.	0.32	6 G	14
30502-4	7.	0.10	6 G	14	00804-8	7.	0.32	6 G	14
00502-8	7.	0.10	6 G	14	00804-C	7.	0.32	5G	14
00502-0	7.	0.10	6 G	14	00804-0	7.	0.32	6 G	14
00502-0	7.	0.10	6 G	14	00805-A	7.	0.22	4G	14
00503-A	7.	0.07	5 G	13	00805-8	7.	0.22	4 G	14
00503-3	7.	0.07	5 G	13	00805-0	7.	0.22	4G	14
00503-0	7.	0.07	5 G	13	00805-0	7.	0.22	4 G	14
00503-0	7.	0.07	5 G	13	A-10600	7.	0.42	37 G	14
00504-A	7.	0.07	4 G	14	6-10000	7.	0.42	37 G	14
00504-8	7.	0.07	4 G	14	00901-C	7.	0.42	37 G	14
00504-0	7.	0.07	4 G	14	00901-0	7.	0.42	37 G	14
00504-0	7.	0.07	5 G	14	00902-€	7.	0.40	39G	16
20601-A	7.	0.29	21G	14	30902-F	7.	0.40	39 G	15
00601-3	7.	0.28	21G	14	20903-A	7.	0.32	36G	14
00601-0	7.	0.28	21G	14	00903-8	7.	0.32	36G	14
00601-0	7.	0.29	21 G	14	00903-6	7.	0.32	36 G	14
00602-2	7.	0.55	36G	16	00903-0	7:	0.32	36G	14
00602-F	7.	0.55	36G	16	00904-2	7.	0.37	62 G	16
20603-€	7.	0.30	225	16	00904-F	7.	0.37	52 G	15
00603-2	7.	0.30	22G	16	00905-8	7.	0.36	47G	16
20604-4	7.	0.17	14 G	14	00905-F	7.	0.36	47G	16
00604-3	7.	0.17	14G	14	3-90900	7.	0.37	41G	16
00604-0	7.	0.17	14G	14	00906-F	7:	0.37	41G	16
20604-0	7.	0.17	14G	14-	01001-8	7.	0.23	18G	16
00701-A	7.	0.25	4G	14	01001-5	7.	0.23	18G	16
00701-8	7.	0.25	4G	14	01002-8	7.	0.23	186	16
00701-C	7.	0.25	4G 4G	14	01002-F	7:	0.23	186	16
00701-0	7.	0.25	4G	14	01003-E	7.	0.23	186	15
00801-A	7:	0.25	4G 6G	14		7.	0.23	18G	16
00801-3	7:	0.32	6G	14	01003-F 01004-E	7:	0.34	186	16
00801-0	7.	0.32	6 G	14	01004-F	7.	0.34	18 G	16
00801-0	7.	0.32	6G FG	14	01005-E	7:	0.34	186	16
00801-0	7:	0.32	ng 6G	14	01005-E	7:	0.34	18 G	16
30802-3	7.	0.32	5 G	14	11 01005-E	7.	0.47	44G	16
00802-5	7.	0.32	6G	14		7.	0.47	44G	iń
00802-0	7:	0.32			01006-F	7:		44G	16
00802-0			6 G	14	01007-E	7.	0.47	44G	15
00003-A	7.	0.32	6G	14	∬ 01007-E	<i>'</i> •	0.47	440	: 3

Table 5.1.2.7-23: Microelectronic Parameters (continued)

M38510/ XXXXXXX	Vcc (V.)	Pd (W.)	Complexity	Np	M38510/ XXXXXX	Vcc (V.)	Pd (W.)	Complexity	Νp
ΠL					ΠL	_			
01008-E 01008-F 01009-A 01009-B 01009-C 01009-D 01101-J 01101-Z 01102-E 01102-F 01201-A 01201-C 01201-B 01201-C 01202-A 01202-B 01202-C 01202-B 01202-C 01202-B 01202-C 01203-F 01204-A 01204-B 01204-B 01204-B 01204-B 01204-B 01204-C 01204-B 01204-C 01205-F 01301-A 01301-C 01301-C 01301-C 01301-C 01301-C 01301-C 01301-C	7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7	0.47 0.47 0.47 0.47 0.47 0.47 0.80 0.80 0.80 0.80 0.22 0.22 0.22 0.17 0.17 0.17 0.17 0.17 0.17 0.17 0.17	37G 37G 37G 34G 34G 34G 34G 63G 63G 63G 63G 63G 63G 10G 10G 88G 14G 88G 14G 25G 25G 60G 58G 60G 58G 60G 58G 60G 60G 60G 60G 60G 60G 60G 60G 60G 60	16 16 14 14 14 14 14 14 14 14 14 14 14 14 14	01305-F 01306-E 01306-F 01307-A 01307-C 01307-D 01308-F 01309-F 01401-J 01401-J 01401-Z 01402-F 01402-F 01403-F 01404-F 01404-F 01405-F 01405-F 01406-E 01501-F 01501-F 01502-A 01502-A 01503-Z 01503-Z 01503-Z 01504-F 01601-A 01601-D 01602-A	7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7	0.50 0.50 0.50 0.27 0.27 0.27 0.49 0.49 0.49 0.38 0.38 0.38 0.27 0.29 0.25 0.25 0.25 0.28 0.27 0.28 0.28 0.63 0.63 0.63 0.63 0.63 0.63 0.63 0.63	60G 57G 15G 15G 15G 15G 48G 26G 26G 17G 16G 16G 17G 16G 17G 17G 17G 24G 24G 25G 26G 47G 17G 17G 17G 17G 24G 24G 25G 26G 47G 17G 17G 17G 17G 24G 24G 25G 26G 26G 27G 27G 27G 27G 27G 27G 27G 27G 27G 27	156444466644444444444444444444444444444

Table 5.1.2.7-23: Microelectronic Parameters (continued)

M38510/ XXXXXX	Vcc (V.)	Pd (W.)	Complexity	Np	M38510/	Vcc (V.)	Pd (W.)	Complexity	Np
TTL					LTTL				
01602-8 01602-C 01602-D 01701-E 01701-F 01702-E 01702-F 01801-E 01801-F 01901-A 01901-B 01901-C 01901-D	7. 7. 7. 7. 7. 7. 7. 7. 7.	0.20 0.20 0.20 0.44 0.44 0.26 0.27 0.77 0.77 0.27 0.27	4G 4G 4G 36G 36G 24G 100G 100G 14G 14G 14G	14 14 16 16 16 16 16 16 16 14 14	02101-8 02101-C 02101-0 02102-A 02102-B 02102-C 02102-D 02103-A 02103-B 02103-C 02103-O 02104-A 02104-B	888888888888888888888888888888888888888	0.01 0.01 0.01 0.01 0.01 0.01 0.02 0.02	8G 8G 8G 8G 8G 14G 14G 14G 16G	14 14 14 14 14 14 14 14 14
LTTL					02104-C 02104-0	8. 8.	0.02	16G 16G	14 14
02001-A 02001-8 02001-C 02001-D 02002-A	3. 8. 8. 8.	0.00 0.00 0.00 0.00 0.01	1 G 1 G 1 G 1 G 2 G	14 14 14 14 14	02105-A 02105-B 02105-C 02105-D	3. 8. 8.	0.02 0.02 0.02 0.02	12G 12G 12G 12G	14 14 14 14
02002-8 02002-C 02002-D 02003-A 02003-B 02003-C 02003-D 02004-A 02004-C 02004-C 02005-A 02005-C 02005-C 02005-C 02006-A 02006-C 02006-D 02101-A	888888888888888888888888888888888888888	0.01 0.01 0.01 0.01 0.01 0.02 0.02 0.02	2G 2G 2G 3G 3G 4G 4G 6G 6G 4G 4G 8	14 14 14 14 14 14 14 14 14 14 14 14 14	02201-A 02201-B 02201-C 02201-D 02202-A 02202-C 02202-C 02203-A 02203-B 02203-C 02203-C 02203-D 02204-E 02204-F 02205-A 02205-C 02205-D 02206-A	7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7.	0.14 0.14 0.14 0.14 0.27 0.27 0.27 0.27 0.27 0.27 0.27 0.27 0.27 0.27 0.27 0.27 0.27	8G 8G 8G 8G 16G 16G 16G 12G 12G 12G 10G 10G 10G	14 14 14 14 14 14 14 14 16 16 16 14 14

Table 5.1.2.7-23: Microelectronic Parameters (continued)

M38510/ XXXXXXX	Vcc (V.)	Pd (W.)	Complexity	Np	M38510/ XXXXXXX	Vcc (V.)	Pd (W.)	Complexity	Np
нтц					LTTL				
02206-8	7.	0.42	12 G	14	02501-0	8.	0.07	15G	14
02206-0	7.	0.42	12 G	14	02502-A	8.	0.06	25 G	14
02206-0	7.	0.42	12 G	14	02502-8	3.	0.06	25 G	14
02301-A	7.	0.20	1 G	14	02503-C	9.	0.06	25 G	14
02301-8	7.	0.20	1 G	14	02503-ε	3.	0.13	48 G	16
02301-C	7.	0.20	1 G	14	02503-F	3.	0.13	48 G	16
02301-0	7.	0.20	1 G	14	02504-0	8.	0.06	25 G	15
02302-A	7.	0.40	2 G	14	02504-E	8.	0.17	38 G	16
02302-8	7.	0.40	2 G	14	02504-F	3.	0.17	38 G	15
02302-C	7.	0.40	2 G	14	02505-E	9.	0.17	38 G	15
02302-0	7.	0.40	2 G	14	02505-F	8.	0.17	38 G	16
02303-A	7	0.59	3 G	14	0260J-A	7.	0.04	4 G	14
02303-8	7	0.59	3 G	14	02601-8	7.	0.04	4 G	14
02303-C	7.	0.59	3 G	14	02601-C	7.	0.04	4 G	14
02303-0	7.	0.59	3 G	14	02601-0	7.	0.04	4 G	14
02304-A	7	0.80	4 G	14	02701-A	7.	0.02	4 G	14
02304-8	7.	0.80	4G	14	02701-8	7.	0.02	4 G	14
02304-C	7.	0.80	4 G	14	02701-0	7.	0.02	4 G	14
02304-0	7.	0.80	4 G	14	02701-0	7.	0.02	4 G	14
02305-A	7.	1.20	6 G	14	02801-A	8.	0.02	37 G	14
02305-8	7.	1.20	6 G	14	02801-8	8.	0.02	37 G	14
02305-C	7:	1.20	6G	14	02801-6	3.	0.02	37 G	1.1
02305-0	7:	1.20	6G	14	02801-0	3.	0.02	37 G	11
02306-A	7.	0.79	4 G	14	02802-A	7.	0.12	36G	1.1
02306-8	7.	0.79	4 G	14	02802-3	7.	0.12	36G	14
02306-C	7.	0.79	4 G	14	02802-0	7.	0.12	36G	14
02306-D	7.	0.79	4G	14	02802-0	7.	0.12	36G	14
02307-A	7.	0.40	2G	14	02803-8	7.	0.27	72G	16
02307-8	7.	0.40	2 G	14	02803-F	7.	0.27	72 G	16
02307-C	7.	0.40	2 G	14	02804-E	7.	0.12	40G	. 15
02307-0	7.	0.40	2 G	14	02804-F	7.	0.12	40G	15
02401-A	7.	0.27	2 G	14	02805-A	7.	0.05	36G	14
02401-8	7.	0.27	2 G	14	02805-8	7.	0.05	36G	14
02401-C	7.	0.27	2 G	14	02805-C	7.	0.05	36G	14
02401-0	7.	0.27	2 G	14	02805-0	7.	0.05	36G	11
	<u>, , </u>	V . 4/			02901-E	7.	0.12	18 G	15
LTTL					02901-F	7.	0.12	18 G	15
					02902-8	7	0.12	18G	15
02501-A	8.	0.07	15G	14	02902-F	7.	0.12	18 G	16
02501-8	3.	0.07	15 G	14	02903-E	7.	0.12	18 G	15
02501-5		0.07	15G	14	02903-F	7.	0.12	18G	15
12301-6	8.	9.07	150	17	02303-1	′ •	0.12	100	

Table 5.1.2.7-23: Microelectronic Parameters (continued)

M38510/ XXXXXX	Vcc (V.)	Pd (W.)	Complexity	Np	M38510/ XXXXXX	Vcc (V.)	Pd (W.)	Complexity	Np
LTTL					OTL				
02904-E 02904-F 02905-E 02905-F 02906-E 02906-F 02907-E 02907-F	7. 7. 7. 7. 7. 7.	0.24 0.24 0.24 0.24 0.03 0.03 0.07 0.07	44G 44G 44G 44G 18G 18G 18G	16 16 16 16 16 16	03103-C 03103-D 03104-A 03104-B 03104-C 03104-D 03105-A 03105-B 03105-C 03105-D	8 8 8 8 8 8 9 9 9 9	0.13 0.13 0.17 0.17 0.17 0.17 0.02 0.02 0.02	4G 4G 4G 4G 4G 2G 2G 2G	14 14 14 14 14 14 14
03001-A 03001-B 03001-C 03001-D 03002-A 03002-C 03002-C 03002-C 03003-A 03003-A 03003-C 03003-C 03004-A 03004-A 03004-C 03004-C 03005-A 03005-C 03005-C 03005-D 03101-A 03101-B 03101-C	888888888888888888888888888888888888888	0.05 0.05 0.05 0.05 0.14 0.14 0.14 0.14 0.14 0.14 0.09 0.09 0.09 0.07 0.07 0.07 0.07	2GGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGG	14 14 14 14 14 14 14 14 14 14 14 14 14 1	03201-A 03201-C 03201-C 03201-D 03301-B 03301-C 03301-C 03302-A 03302-C 03302-C 03303-A 03303-C 03303-C 03304-A 03304-C 03304-C 03304-C 03501-C 03501-C	88888888888888882222	0.18 0.18 0.18 0.07 0.07 0.07 0.07 0.07 0.07 0.07 0.07 0.07 0.07 0.07 0.14 0.14 0.14 0.14 0.14 0.80 0.80 0.80	5G 6G 6G 8G 8G 8G 8G 8G 8G 16G 16G 18T 18T	14 14 14 14 14 14 14 14 14 14 14 14 14 1
03101-0 03102-A	8. 8.	0.13	2G 2G	14 14	HTTL				
03102-B 03102-C 03102-D 03103-A 03103-B	8. 8. 8. 8.	0.10 0.10 0.10 0.13 0.13	2G 2G 2G 4G 4G	14 14 14 14	04001-A 04001-B 04001-C 04001-D 04002-A	7. 7. 7. 7.	0.14 0.14 0.14 0.14	6G 6G 6G 6G	14 14 14 14

Table 5.1.2.7-23: Microelectronic Parameters (continued)

M38510/	Vcc (V.)	Pd (W.)	Complexity	Np	M38510/ XXXXXX	Vcc (V.)	Pd (W.)	Complexity	Np
нтть					LTTL				
04002-B 04002-C 04002-D 04003-A 04003-B 04003-C 04003-D 04004-A 04004-3	7. 7. 7. 7. 7. 7. 7.	0.14 0.14 0.14 0.14 0.14 0.14 0.14	6G 6G 5G 5G 5G 5G 5G	14 14 14 14 14 14 14	04502-J 04502-K 04501-E 04601-F 04602-E 04602-F 04603-E 04603-F	7. 7. 7. 7. 7. 7. 7.	0.34 0.34 0.15 0.15 0.14 0.14 0.13	50G 50G 16G 16G 17G 17G 19G	24 16 16 16 16 16
04004-C	7.	0.14	5 G	14	CMOS				
04004-D 04005-A 04005-B 04005-C 04005-D	7. 7. 7. 7.	0.14 0.08 0.08 0.08 0.08	5G 3G 3G 3G	14 14 14 14 14	05001-C 05001-D 05002-A 05002-C 05002-D	13. 13. 13. 13.	0.20 0.20 0.20 0.20 0.20	4 G 4 G 2 G 2 G 2 G	14 14 14 14 14
LTTL					05003-A	13.	0.20	3 G	14
04101-A 04101-B 04101-C 04101-D 04102-C 04103-A 04103-B 04103-D 04201-A 04201-B 04201-C 04201-D 04202-A 04202-B 04202-C 04202-D 04301-E 04401-F 04401-F 04501-F	7. 7. 7. 7. 7. 7. 7. 8. 8. 8. 8. 8. 7. 7. 7.	0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01	6G 6G 6G 6G 6G 6G 6G 6G 6G 6G 6G 6G 6G 6	14 14 14 14 14 14 14 14 14 16 16 16	05003-C 05003-D 05051-A 05051-C 05051-D 05052-C 05052-C 05053-A 05053-C 05053-C 05101-C 05101-C 05101-D 05102-A 05102-C 05103-A 05103-B 05103-D 05151-A 05151-C 05151-D	13. 13. 15. 15. 15. 15. 13. 13. 13. 13. 15. 15.	0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20	3G 3G 4G 4G 22G 33G 34G 24G 30G 30G 324G 24G 224G 224G 30G	14 14 14 14 14 14 14 14 14 15 15 15 15 14 14

Table 5.1.2.7-23: Microelectronic Parameters (continued)

M38510/ XXXXXX	۷cc (۷)	Pd (W.)	Complexity	Np	M38510/	Vcc (V.)	Pd (W.)	Complexity	Np
CMOS					CMOS				
CMOS 05152-C 05152-D 05153-A 05153-C 05153-C 05153-C 05201-C 05201-D 05202-C 05202-C 05202-C 05203-A 05203-A 05203-C 05203-A 05203-C 05203-A 05203-C 05203-A 05204-C 05251-C 05253-A 05251-C 05253-A 05253-C 05253-A 05253-C 05253-A 05303-C	15. 15. 15. 15. 13. 13. 13. 13. 13. 15. 15. 15. 15. 15. 15. 15. 15. 15. 15	0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20	30G 30G 30G 24G 24G 33G 44G 44G 24G 33G 33G 33G 33G 33G 33G 33G 33G 33G 3	14 14 14 14 12 12 14 14 14 14 14 14 14 14 14 14 14 16 16 16 16	CMOS 05353-C 05353-C 05353-E 05353-E 05354-F 05401-F 05401-F 05401-F 05502-F 05503-F 05503-F 05503-F 05505-C 05505-C 05555-C 05555-C 05555-C 05555-C 05555-C 05555-C 05555-C 05555-C 05555-C 05503-F	15	0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20	4G 4G 3G 588 588 588 588 66G 66G 66G 66G 66G 66G 66G 66G 66G 6	14 14 16 16 16 16 16 16 16 16 16 16 16 16 16
05351-C 05351-D	15. 15.	0.20 0.20	3G 3G	14 14	05604-E 05604-F	13. 13.	0.20 0.20	39G 39G	15 16
05352-E 05352-F	15. 15.	0.20	12G 12G	14	05605-A 05605-C	13.	0.20	81G 81G	14

Table 5.1.2.7-23: Microelectronic Parameters (continued)

M38510/ XXXXXXX	Vcc (V.)	Pd (W.)	Complexity	Np	M38510/ XXXXXXX	Vcc (V.)	Pd (W.)	Complexity	Np
CMOS					CMOS .				
05605-D 05651-E 05651-F 05652-E 05652-F 05653-E 05653-F 05654-E 05655-A 05655-C 05655-D 05701-A 05701-C	13. 15. 15. 15. 15. 15. 15. 15. 15. 15. 15	0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20	81G 47G 47G 57G 57G 132G 132G 39G 39G 81G 81G 81G 109G	14 16 16 16 16 16 16 16 16 14 14 14	05802-A 05802-C 05802-D 05851-A 05851-C 05851-D 05852-A 05852-C 05852-D 05901-E 05901-F 05951-E	13. 13. 15. 15. 15. 15. 15. 15. 15. 15.	0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20	4G 4G 4G 4G 4G 4G 4G 38G 38G 38G 38G 38G	14 14 14 14 14 14 14 14 16 16
05701-0 05701-E	13.	0.20	109G 55G	14 16	ECL				
05702-F 05703-E 05703-F 05704-E 05705-E 05705-F 05706-K 05751-C 05751-C 05751-C 05752-E 05752-E 05753-E 05753-E 05755-E 05755-F 05755-F 05755-F 05755-F 05755-F 05755-F 05755-F 05755-F 05755-F 05755-D 05755-D 05755-D	13. 13. 13. 13. 13. 13. 15. 15. 15. 15. 15. 15. 15. 15	0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20	55G 55G 55G 55G 55G 263G 56G 109G 109G 55G 55G 55G 55G 263G 263G 56G 46 46	16 16 16 16 16 16 16 16 16 16 16 16 16 1	06001-E 06001-F 06002-E 06002-F 06003-F 06004-E 06004-F 06005-E 06005-F 06006-F 06101-E 06101-F 06102-E 06103-E 06103-F 06104-F 06104-F 06201-F 06201-F 06202-F 06301-E	7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7.	0.22 0.22 0.22 0.16 0.16 0.16 0.16 0.11 0.11 0.19 0.19 0.20 0.20 0.22 0.22 0.33 0.33	4G 4G 4G 4G 3G 3G 3G 3G 24G 24G 24G 42G 42G 44G 44G 6G 6G 4G	16 16 16 16 16 16 16 16 16 16 16 16 16 1

Table 5.1.2.7-23: Microelectronic Parameters (continued)

M38510/ XXXXXX	Vcc (V.)	Pd (W.)	Complexity	Np	M38510/ XXXXXX	Vcc (V.)	Pd (W.)	Complexity	Np
ECL_					STTL				
06301-F 06302-E 06302-F	7. 7. 7.	0.15 0.13 0.13	4G 4G 4G	16 16 16	07010-F 07101-A 07101-B 07101-C	7. 7. 7.	0.14 0.27 0.27 0.27	1G 12G 12G 12G	16 14 14
STTL					07101-0	7.	0.27	12G	14
07001-A 07001-B 07001-C 07001-D 07002-A 07002-B 07002-C 07002-D 07003-A 07003-C 07003-C 07003-D 07004-A 07004-B 07004-C 07004-B 07004-C 07005-A 07005-A 07005-C 07005-D 07006-D 07006-D 07007-A 07007-B 07007-C 07007-D 07008-A 07008-A	7	0.20 0.20 0.20 0.20 0.20 0.20 0.30 0.30	4G 4G 4G 4G 4G 4G 4G 6G 6G 6G 6G 6G 6G 6G 6G 6G 6G 6G 6G 6G	14 14 14 14 14 14 14 14 14 14 14 14 14 1	07102-E 07102-F 07103-A 07103-B 07103-C 07103-D 07104-A 07104-B 07104-C 07104-C 07105-F 07105-F 07106-E 07106-F 07201-A 07201-B 07201-C 07201-C 07301-A 07301-C 07301-C 07401-A 07401-A 07401-B 07401-C 07401-D 07402-A 07402-B 07402-C 07402-D 07403-A	777777777777777777777777777777777777777	0.27 0.27 0.27 0.27 0.27 0.27 0.79 0.52 0.27 0.52 0.24 0.25 0.25 0.25 0.25 0.25 0.25 0.25 0.25	16G 16GG 16GG 16GG 16GG 16GG 16GG 16GG	16 114 114 114 114 114 116 116 116 116 1
07008-C 07008-D 07009-E 07009-F 07010-E	7. 7. 7. 7.	0.06 0.06 0.06 0.06 0.14	1 G 1 G 1 G 1 G	14 14 16 16	07403-8 07403-C 07403-D 07501-A 07501-B	7. 7. 7. 7.	0.09 0.09 0.09 0.55 0.55	5 G 5 G 5 G 4 G 4 G	14 14 14 11

Table 5.1.2.7-23: Microelectronic Parameters (continued)

M38510/ XXXXXX	Vcc (V.)	Pd (W.)	Complexity	Np	M38510/ XXXXXXX	Vcc (V.)	Pd (W.)	Complexity	Νp
STTL					STTL				
07501-C 07501-D 07502-E 07502-F 07601-E 07602-E 07701-E 07701-F 07702-E 07702-F 07801-J 07801-L 07801-L	7. 7. 7. 7. 7. 7. 7. 7. 7.	0.55 0.42 0.42 0.70 0.70 0.70 0.70 0.33 0.41 0.99 0.99 0.99	4G 4G 8G 8G 47G 41G 16G 18G 18G 63G 63G 63G	14 16 16 16 16 16 16 16 16 16 24 24 24	08002-0 08003-A 08003-B 08003-C 08003-D 08004-A 08004-B 08004-C 08004-D 08101-A 08101-B 08101-C 08201-E 08201-F	7. 7. 7. 7. 7. 7. 7. 7. 7.	0.23 0.31 0.31 0.31 0.31 0.31 0.31 0.31 0.48 0.48 0.48 0.60 0.60	3 G 4 G 4 G 4 G 4 G 4 G 4 G 2 G 2 G 2 G 2 G 3 1 G	14 14 14 14 14 14 14 14 14 14 16 16
07802-E	7.	0.99	19G	16	LINEAR				
07802-F 07901-E 07901-F 07902-E 07903-E 07903-E 07904-E 07905-E 07905-E 07906-E 07906-F 07907-E 07907-F 07908-E 07908-E 07908-E 07908-C 08001-A 08001-C 08001-C 08002-A	7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7.	0.99 0.39 0.39 0.39 0.43 0.47 0.55 0.48 0.55 0.23 0.23 0.23	19G 17G 16G 15G 15G 15G 15G 15G 15G 16G 16G 16G 33G 33G 33G 33G	16 16 16 16 16 16 16 16 16 16 16 14 14 14	10101-A 10101-B 10101-C 10101-D 10101-G 10101-H 10102-A 10102-B 10102-C 10102-C 10102-C 10103-C 10103-C 10103-C 10103-C 10103-C 10103-C 10104-C 10104-C 10104-C 10104-F 10105-E 10105-F	22. 22. 22. 22. 22. 22. 22. 22. 22. 22.	0.35 0.35 0.40 0.35 0.33 0.40 0.35 0.40 0.35 0.40 0.33 0.40 0.33 0.40 0.40 0.40	23T 23T 23T 23T 23T 23T 23T 46T 46T 46T 21T 21T 21T 21T 29T 29T 29T 29T 29T 29T 29T 29T 29T 29	14 14 14 18 10 8 10 14 14 10 14 10 16 16

Table 5.1.2.7-23: Microelectronic Parameters (continued)

10107-C 22.	M38510/	Vcc (V.)	Pd (W.)	Complexity	Np	M38510/ XXXXXX	Vcc (V.)	Pd (W.)	Complexity	qК
10107-C 22.	LINEAR					LINEAR				
10107-G 22.										16
10107-H 22. 0.33										
10107-P 22.										
10108-G 22.		22								10
10201-A 40.		22.								14
10201-8 40.							36.			8
10201-C 40 0.40 20T 14 10603-E 36 0.40 38T 16 10201-D 40 0.35 20T 10 10701-X 35 0.89 19T 3 10201-I 40 0.35 20T 10 10701-Y 35 3.60 19T 3 10301-C 21 0.40 9T 14 10702-X 35 0.89 18T 3 10301-G 21 0.33 9T 8 10703-X 35 0.89 18T 3 10301-H 21 0.33 9T 10 10704-X 35 0.89 18T 3 10302-C 21 0.40 18T 14 10705-X 40 0.89 18T 3 10302-F 21 0.35 18T 16 10706-Y 35 3.60 17T 3 10302-F 21 0.35 18T 16 10706-Y 35 3.60 17T 3 10303-A 30 0.35 13T 14 10708-Y 35 3.60 17T 3 10303-G 30 0.33 13T 8 10709-Y 40 3.60 17T 3 10304-G 36 0.33 23T 8 10801-A 15 0.35 4T 14 10305-E 36 0.40 46T 16 10801-D 15 0.45 4T 14 10305-F 36 0.35 45T 16 10801-D 15 0.35 4T 14 10401-A 7 0.55 29T 14 10802-D 15 0.35 5T 14 10401-D 7 0.55 29T 14 10802-D 15 0.35 5T 14 10402-D 7 0.55 29T 14 10802-C 15 0.35 5T 14 10402-D 7 0.55 25T 14 10901-C 18 0.40 23T 14 10402-D 7 0.55 25T 14 10901-C 18 0.40 23T 14 10402-D 7 0.55 25T 14 10901-C 18 0.40 23T 18 10402-D 7 0.55 25T 14 10901-C 18 0.40 23T 14 10402-D 7 0.55 25T 14 10901-C 18 0.40 23T 14 10403-F 7 0.40 6T 16 11001-D 22 0.35 88T 14 10405-F 7 0.40 8T 16 11002-D 22 0.35 88T 14 10405-F 7 0.40 8T 16 11002-D 22 0.35 88T 14 10405-F 7 0.40 8T 16 11002-D 22 0.35 88T 14 10405-F 7 0.40 8T 16 11002-D 22 0.35 88T 14 10405-F 7 0.40 8T 16 11002-D 22 0.35 88T 14 10405-F 7 0.40 8T 16 11002-D 22 0.35 88T 14 10405-F 7 0.40 8T 16 11002-D 22 0.35 88T 14 10405-F 7 0.40 8T 16 11002-D 22 0.35 88T 14 10405-F 7 0.40 8T 16 11002-D 22										7
10201-0					14				38T	16
10201-I 40		40.		20T		10603-F				16
10303-G 30										3
10303-G 30										3
10303-G 30										3
10303-G 30										3
10303-G 30										3
10303-G 30										3
10303-G 30										3
10303-G 30										3
10304-G 36. 0.33 23T 8 10801-A 15. 0.35 4T 14 10304-H 36. 0.33 23T 10 10801-C 15. 0.40 4T 14 10305-E 36. 0.40 46T 16 10801-D 15. 0.35 4T 14 10401-A 7. 0.55 29T 14 10802-A 15. 0.35 5T 14 10401-B 7. 0.55 29T 14 10802-C 15. 0.40 5T 14 10401-C 7. 0.55 29T 14 10802-D 15. 0.35 5T 14 10401-D 7. 0.55 29T 14 10802-D 15. 0.35 5T 14 10401-D 7. 0.55 29T 14 10802-D 15. 0.35 5T 14 10402-A 7. 0.55 29T 14 10901-C 18. 0.40 23T 14 10402-B 7. 0.55 25T <										
10304-H 36. 0.33 23T 10 10801-C 15. 0.40 4T 14 10305-E 36. 0.40 46T 16 10801-D 15. 0.35 4T 14 10305-F 36. 0.35 46T 16 10801-M 15. 0.35 4T 14 10401-A 7. 0.55 29T 14 10802-A 15. 0.35 5T 14 10401-B 7. 0.55 29T 14 10802-C 15. 0.40 5T 14 10401-D 7. 0.55 29T 14 10802-D 15. 0.35 5T 14 10402-A 7. 0.55 29T 14 10802-D 15. 0.35 5T 14 10402-A 7. 0.55 29T 14 10901-C 18. 0.40 23T 14 10402-B 7. 0.55 25T 14 10901-P 18. 0.30 23T 18 10402-C 7. 0.55 25T					8					
10305-E 36. 0.40 46T 16 10801-D 15. 0.35 4T 14 10305-F 36. 0.35 46T 16 10801-M 15. 0.35 4T 14 10401-A 7. 0.55 29T 14 10802-A 15. 0.35 5T 14 10401-C 7. 0.55 29T 14 10802-D 15. 0.40 5T 14 10401-D 7. 0.55 29T 14 10802-D 15. 0.35 5T 14 10402-A 7. 0.55 29T 14 10802-D 15. 0.35 5T 14 10402-A 7. 0.55 29T 14 10901-C 18. 0.40 23T 14 10402-B 7. 0.55 25T 14 10901-P 18. 0.30 23T 8 10402-C 7. 0.55 25T 14 10901-P 18. 0.40 46T 14 10403-E 7. 0.40 6T <										
10305-F 36. 0.35 46T 16 10801-M 15. 0.35 4T 14 10401-A 7. 0.55 29T 14 10802-A 15. 0.35 5T 14 10401-B 7. 0.55 29T 14 10802-C 15. 0.40 5T 14 10401-C 7. 0.55 29T 14 10802-D 15. 0.35 5T 14 10401-D 7. 0.55 29T 14 10802-D 15. 0.35 5T 14 10402-A 7. 0.55 29T 14 10901-C 18. 0.40 23T 14 10402-B 7. 0.55 25T 14 10901-P 18. 0.30 23T 8 10402-C 7. 0.55 25T 14 10902-C 18. 0.40 46T 14 10402-D 7. 0.55 25T 14 10903-C 18. 0.40 23T 14 10403-E 7. 0.40 6T <										
10401-A 7. 0.55 29T 14 10802-A 15. 0.35 ST 14 10401-B 7. 0.55 29T 14 10802-C 15. 0.40 ST 14 10401-C 7. 0.55 29T 14 10802-D 15. 0.35 5T 14 10401-D 7. 0.55 29T 14 10901-C 18. 0.40 23T 14 10402-A 7. 0.55 25T 14 10901-C 18. 0.30 23T 8 10402-B 7. 0.55 25T 14 10901-P 18. 0.37 23T 8 10402-C 7. 0.55 25T 14 10901-P 18. 0.40 46T 14 10402-D 7. 0.55 25T 14 10902-C 18. 0.40 23T 14 10403-E 7. 0.40 6T 16 11001-A 22. 0.35 88T 14 10404-E 7. 0.40 35T <			0.40							
10401-8 7. 0.55 29T 14 10802-C 15. 0.40 5T 14 10401-C 7. 0.55 29T 14 10802-O 15. 0.35 5T 14 10401-D 7. 0.55 29T 14 10901-C 18. 0.40 23T 14 10402-A 7. 0.55 25T 14 10901-G 18. 0.30 23T 8 10402-B 7. 0.55 25T 14 10901-P 18. 0.37 23T 8 10402-C 7. 0.55 25T 14 10902-C 18. 0.40 46T 14 10402-D 7. 0.55 25T 14 10903-C 18. 0.40 46T 14 10403-E 7. 0.40 6T 16 11001-A 22. 0.35 88T 14 10404-E 7. 0.40 35T 16 11001-D 22. 0.35 88T 14 10405-E 7. 0.40 8T <		7	0.55				15.			
10401-C 7. 0.55 29T 14 10802-0 15. 0.35 5T 14 10401-D 7. 0.55 29T 14 10901-C 18. 0.40 23T 14 10402-A 7. 0.55 25T 14 10901-G 18. 0.30 23T 8 10402-B 7. 0.55 25T 14 10901-P 18. 0.37 23T 8 10402-C 7. 0.55 25T 14 10902-C 18. 0.40 46T 14 10403-E 7. 0.40 6T 16 11001-A 22. 0.35 88T 14 10403-F 7. 0.40 6T 16 11001-C 22. 0.40 88T 14 10404-E 7. 0.40 35T 16 11001-D 22. 0.35 88T 14 10405-E 7. 0.40 8T 16 11002-A 22. 0.40 98T 14 10405-F 7. 0.40 8T <t< td=""><td></td><td></td><td></td><td>29T</td><td></td><td></td><td></td><td></td><td>ST</td><td></td></t<>				29T					ST	
10401-D 7. 0.55 29T 14 10901-C 18. 0.40 23T 14 10402-A 7. 0.55 25T 14 10901-G 18. 0.30 23T 8 10402-B 7. 0.55 25T 14 10901-P 18. 0.37 23T 8 10402-C 7. 0.55 25T 14 10902-C 18. 0.40 46T 14 10403-E 7. 0.40 6T 16 11001-A 22. 0.35 88T 14 10403-F 7. 0.40 6T 16 11001-C 22. 0.40 88T 14 10404-E 7. 0.40 35T 16 11001-D 22. 0.35 88T 14 10405-E 7. 0.40 8T 16 11002-A 22. 0.35 88T 14 10405-F 7. 0.40 8T 16 11002-C 22. 0.40 98T 14 10405-F 7. 0.40 8T <t< td=""><td></td><td>7.</td><td></td><td></td><td></td><td></td><td>15</td><td></td><td></td><td></td></t<>		7.					15			
10402-A 7. 0.55 25T 14 10901-G 18. 0.30 23T 8 10402-B 7. 0.55 25T 14 10901-P 18. 0.37 23T 8 10402-C 7. 0.55 25T 14 10902-C 18. 0.40 46T 14 10402-D 7. 0.55 25T 14 10903-C 18. 0.40 23T 14 10403-E 7. 0.40 6T 16 11001-A 22. 0.35 88T 14 10403-F 7. 0.40 35T 16 11001-C 22. 0.40 88T 14 10404-E 7. 0.40 35T 16 11002-D 22. 0.35 88T 14 10405-E 7. 0.40 8T 16 11002-C 22. 0.40 98T 14 10405-F 7. 0.40 8T 16 11002-D 22. 0.35 88T 14										14
10402-8 7. 0.55 25T 14 10901-P 18. 0.37 23T 8 10402-C 7. 0.55 25T 14 10902-C 18. 0.40 46T 14 10402-D 7. 0.55 25T 14 10903-C 18. 0.40 23T 14 10403-E 7. 0.40 6T 16 11001-A 22. 0.35 88T 14 10404-E 7. 0.40 35T 16 11001-D 22. 0.35 88T 14 10404-F 7. 0.40 8T 16 11002-A 22. 0.35 88T 14 10405-F 7. 0.40 8T 16 11002-C 22. 0.40 98T 14 10405-F 7. 0.40 8T 16 11002-D 22. 0.35 88T 14		7.	0.55	25T			18.			8
10402-0 7. 0.55 25T 14 10903-C 18. 0.40 23T 14 10403-E 7. 0.40 6T 16 11001-A 22. 0.35 88T 14 10403-F 7. 0.40 6T 16 11001-C 22. 0.40 88T 14 10404-E 7. 0.40 35T 16 11001-D 22. 0.35 88T 14 10405-E 7. 0.40 8T 16 11002-C 22. 0.40 98T 14 10405-F 7. 0.40 8T 16 11002-D 22. 0.35 88T 14				25 T	14					8
10403-E 7. 0.40 6T 16 11001-A 22. 0.35 88T 14 10403-F 7. 0.40 6T 16 11001-C 22. 0.40 88T 14 10404-E 7. 0.40 35T 16 11001-D 22. 0.35 88T 14 10404-F 7. 0.40 35T 16 11002-A 22. 0.35 88T 14 10405-E 7. 0.40 8T 16 11002-C 22. 0.40 98T 14 10405-F 7. 0.40 8T 16 11002-D 22. 0.35 88T 14										14
10403-F 7. 0.40 6T 16 11001-C 22. 0.40 88T 14 10404-E 7. 0.40 35T 16 11001-D 22. 0.35 88T 14 10404-F 7. 0.40 35T 16 11002-A 22. 0.35 88T 14 10405-E 7. 0.40 8T 16 11002-C 22. 0.40 98T 14 10405-F 7. 0.40 8T 16 11002-D 22. 0.35 88T 14										14
10404-E 7. 0.40 35T 16 11001-D 22. 0.35 88T 14 10404-F 7. 0.40 35T 16 11002-A 22. 0.35 88T 14 10405-E 7. 0.40 8T 16 11002-C 22. 0.40 98T 14 10405-F 7. 0.40 8T 16 11002-D 22. 0.35 88T 14							22.			14
10404-F 7. 0.40 35T 16 11002-A 22. 0.35 88T 14 10405-E 7. 0.40 8T 16 11002-C 22. 0.40 98T 14 10405-F 7. 0.40 8T 16 11002-D 22. 0.35 88T 14										14
10405-E 7. 0.40 8T 16 11002-C 22. 0.40 98T 14 10405-F 7. 0.40 8T 16 11002-D 22. 0.35 88T 14							22.			
10405-F 7. 0.40 8T 16 11002-0 22. 0.35 88T 14										
10405-F /. 0.40 81 15 11002-0 22. 0.35 88T 14							22.			
							22.			
		7.	0.22			11003-A	22.	0.35	68T	14 14
										11

Table 5.1.2.7-23: Microelectronic Parameters (continued)

M38510/ XXXXXX	Vcc (V.)	Pd (W.)	Complexity	Np	M38510/ XXXXXX	Vcc (V.)	Pd (W.)	Complexity	Np
LINEAR					LINEAR				
11004-C 11005-A 11005-C 11005-D 11101-A 11101-C 11101-D 11101-I 11102-A 11102-C 11102-D 11102-I 11103-A 11103-E 11104-D 11104-E 11105-A 11105-C 11105-D	22. 36. 36. 36. 36. 36. 36. 36. 36	0.40 0.35 0.40 0.35 0.35 0.35 0.35 0.35 0.35 0.35 0.3	60T 102T 102T 102T 22T 22T 22T 22T 22T 22T 22T 30T 30T 30T 30T 30T 15T 15T	14 14 14 14 14 14 10 14 14 10 14 14 16 14 16 14	11401-P 11402-G 11402-H 11402-P 11403-G 11403-H 11404-G 11405-H 11405-P 11406-H 11406-H 11501-X 11502-X 11503-X 11504-X 11505-Y 11506-Y 11507-Y	22. 22. 22. 22. 22. 22. 22. 22. 22. 22.	0.40 0.33 0.33 0.40 0.33 0.40 0.33 0.40 0.33 0.40 0.33 0.40 0.89 0.89 0.89 0.89 0.89 0.89	19T 19T 19T 19T 19T 19T 19T 19T 19T 19T	881088808810833333333333333333333333333
11105-I 11106-A	36. 36.	0.35 0.35	15 T 15 T	10 14	11508-Y	29.	3.60	217	3
11106-C 11106-D 11106-I 11107-A 11107-C 11107-D 11108-A 11108-D 11201-A 11201-C 11201-D 11202-G 11202-P 11301-E 11302-E 11401-H	36. 36. 36. 36. 36. 36. 36. 36. 36. 22. 22.	0.40 0.35 0.35 0.35 0.40 0.35 0.40 0.35 0.40 0.35 0.40 0.33	15T 15T 15T 30T 30T 30T 30T 32T 32T 32T 16T 16T 84T 19T 19T	14 10 14 14 14 14 14 14 14 16 16 16	CMOS 11601-C 11601-I 11602-C 11602-I 11603-C 11603-C 11604-C 11604-C 11605-C 11605-I 11606-C 11606-I	15. 15. 15. 15. 15. 15. 15. 15. 15. 15.	0.40 0.35 0.25 0.40 0.35 0.40 0.35 0.40 0.35 0.40 0.35 0.25	42T 42T 42T 27T 27T 27T 54T 54T 54T 54T 38T 38T 38T 25T 25T	14 14 10 14 14 10 14 14 14 14 16 10 14

Table 5.1.2.7-23: Microelectronic Parameters (continued)

M38510/ Vc XXXXXXX (V		Complexity	Np	M38510/ XXXXXXX	Vcc (V.)	Pd (W.)	Complexity	Np
CMOS				CMOS				
11607 -C 15 11607 -D 15 11608 -C 15 11608 -D 15	. 0.35	50T 50T 50T 50T	14 14 14 14	1230 1 -C 1230 1 - I 1230 2 - E 1230 3 - C 1230 3 - I 1230 4 - E	15. 15. 30. 15. 15.	0.40 0.35 0.40 0.40 0.35 0.40	36T 36T 72T 18T 18T 18T	14 10 16 14 10
11701-X 40		17 <u>T</u>	4	LINEAR				
11702-X 40 11703-X 40 11704-Y 40 11801-X 40 11802-Y 40 11803-X 40 11804-Y 40 11901-G 36 11901-P 36 11902-C 36 11902-P 36 11902-P 36 11903-C 36 11904-G 36 11904-G 36 11905-G 36 11905-G 36 11905-G 36 11905-G 36 11906-D 36 11906-D 36 12001-H 40 12202-G 40 12201-H 40 12202-G 40 12203-H 40 12204-G 40 12204-H 40 12205-G 40 12205-H 40 12205-G 40 12205-H 40 12205-G 40 12206-H 40	. 0.89 . 3.60 . 0.89 . 3.60 . 0.89 . 3.60 . 0.33 . 0.40 . 0.40 . 0.35 . 0.33 . 0.40 . 0.40 . 0.35 . 0.30 . 0.30 . 0.30 . 0.30 . 0.30 . 0.30 . 0.30 . 0.30 . 0.30 . 0.30 . 0.30 . 0.30 . 0.30 . 0.30 . 0.30 . 0.30 . 0.30 . 0.30	17T 26T 26T 23T 23T 30T 30T 33T 66T 66T 66T 132T 28T 28T 54T 54T 54T 124T 50T 40T 40T 40T 40T 40T 30T 30T 30T 30T 31T 31T	433443388488844884484888888888888888888	12401-X 12401-Y 12401-G 12402-X 12402-Y 12402-G 12403-X 12403-G 12404-X 12404-Y 12404-G 12406-G 12501-G 12501-P 12502-P 12601-E 12801-G 12802-G 12901-C 12901-C 12902-C 12903-C 12903-P 12904-C 12904-P 12905-C 12905-P 12906-C	30. 30. 30. 30. 30. 30. 30. 30. 30. 30.	0.12 0.14 0.18 0.12 0.14 0.18 0.12 0.14 0.18 0.12 0.14 0.18 0.33 0.33 0.40 0.40 0.33 0.27 0.21 0.27 0.21 0.27	19T 19T 19T 8T 8T 8T 21T 21T 21T 19T 19T 19T 19T 19T 19T 10T 16T 16T 10T 10T 10T 10T 14T 14T 14T 14T 14T 18T	2482482482488888668848484848484848484848

Table 5.1.2.7-23: Microelectronic Parameters (continued)

M38510/ XXXXXX	۷cc (۷)	Pd (W.)	Complexity	Np	M38510/ XXXXXX	Vcc (V.)	Pd (W.)	Complexity	Nр
LINEAR					πι				
12906 -P 12907 -C 12907 -P 12908 -C 12908 -P 12909 -C 12909 -P 12910 -C 12910 -P 13001 -E 13003 -E 13101 -P 13102 -P 13102 -P 13102 -P 13301 -Z 13401 -V 13901 -C 13902 -C 13903 -C 13903 -C 14103 -E	7. 7. 7. 7. 7. 7. 7. 25. 7. 22. 22. 22. 22. 22. 22. 22. 22. 22.	0.21 0.27 0.21 0.27 0.21 0.27 0.21 1.40 1.40 0.33 0.40 0.50 0.50 0.50 0.33 0.40 0.33	10T 10T 10T 14T 14T 14T 14T 18T 18T 32T 32T 32T 32T 21T 21T 42T 42T 42T 42T 42T 42T 42T 42T 42T 42	8 14 8 14 8 14 8 16 16 16 16 16 16 17 10 14 10 14 16	15103-A 15103-B 15103-C 15103-O 15201-J 15201-K 15201-L 15201-Z 15202-E 15202-E 15203-E 15203-E 15204-A 15204-A 15204-C 15204-C 15204-C 15205-E 15205-F 15206-E 15206-F 15301-C 15301-O 15302-O	7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7.	0.18 0.18 0.18 0.27 0.27 0.27 0.27 0.20 0.20 0.20 0.14 0.14 0.14 0.19 0.19 0.19 0.30 0.35 0.35	4G 4G 4G 4G 21G 21G 21G 21G 15G 15G 15G 15G 18G 18G 18G 18G 4G 4G 4G	14 14 14 14 24 24 24 16 16 16 16 16 16 16 16 16 16 16 16 16
		1.00							
15001 -E 15001 -F 15002 -E 15002 -F 15101 -A 15101 -C 15101 -C 15101 -O 15102 -A 15102 -B 15102 -C 15102 -C	7. 7. 7. 7. 7. 7. 7. 7.	0.49 0.49 0.49 0.18 0.18 0.18 0.18 0.18 0.18	31 G 31 G 32 G 32 G 2 G 2 G 2 G 6 G 6 G	16 16 16 14 14 14 14 14 14 14	15501 - A 15501 - B 15501 - C 15501 - D 15502 - A 15502 - C 15502 - C 15503 - A 15503 - B 15503 - C 15503 - O 15504 - A 15504 - B	7. 7. 7. 7. 7. 7. 7. 7.	0.35 0.35 0.35 0.26 0.26 0.26 0.18 0.18 0.18 0.35 0.35	4G 4G 4G 3G 3G 3G 2G 2G 2G 4G 4G	14 14 14 14 14 14 14 14 14 14

Table 5.1.2.7-23: Microelectronic Parameters (continued)

M38510/ XXXXXXX	Vcc (V.)	Pd (W.)	Complexity	Np	M3851 0/ XXXXXXX	Ycc (Y.)	Pd (W.)	Complexity	Мp
нтть					CMOS				
15504-0	7.	0.35	4G	14	17001 -A 17001 -C	15.	0.20	4G 4G	14
TTL.					17001-0	15.	0.20	4G	14
15601 - E 15601 - F 15602 - E 15602 - F 15603 - E 15603 - F 15701 - E 15801 - F 15801 - F 15802 - F 15901 - F 15902 - F 16001 - F 16101 - A 16101 - A 16101 - A 16101 - C 16201 - C 16201 - C 16301 - E 16302 - F 16302 - F 16303 - F 16303 - F 16303 - F 16304 - E 16304 - F	7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7	0.39 0.39 0.33 0.42 0.42 0.74 0.28 0.40 0.47 0.47 0.47 0.47 0.21 0.21 0.21 0.32 0.32 0.32 0.32 0.32 0.32 0.55 0.28 0.16 0.16	31G 31G 29G 24G 24G 98G 18G 46G 40G 41G 41G 41G 41G 41G 41G 41G 41G 41G 41	16 16 16 16 16 16 16 16 16 16 16 16 16 1	17001 - 0 17002 - C 17002 - C 17003 - C 17003 - C 17101 - A 17101 - C 17101 - C 17102 - A 17102 - C 17103 - A 17103 - C 17103 - C 17201 - C 17201 - C 17201 - C 17202 - A 17202 - C 17202 - C 17202 - C 17203 - A 17203 - C 17203 - C 17203 - C 17204 - C 17203 - C 17203 - C 17204 - C 17301 - X 17301 - X 17302 - X 17302 - X 17303 - E 17303 - E				14 14 14 14 14 14 14 14 14 14 14 14 14 1

Table 5.1.2.7-23: Microelectronic Parameters (continued)

M38510/ XXXXXX	Vcc (V.)	Pd (W.)	Complexity	Nр	M38510/ XXXXXXX	Vcc (V.)	Pd (W.)	Complexity	Np
CMOS					CMOS				
17305-E 17305-F 17401-A 17401-C 17401-D 17402-A 17402-C	15. 15. 15. 15. 15. 15.	0.20 0.20 0.20 0.20 0.20 0.20	26G 26G 6G 6G 6G 6G	16 16 14 14 14 14	19001 - X 19002 - X 19003 - X 19004 - X 19005 - E 19006 - E	30. 30. 30. 30. 30.	1.20 1.20 1.20 1.20 0.73 0.73	52T 52T 36T 36T 28T 18T	28 28 29 29 16
17402-0	15.	0.20	6G	14	TTL PROM				
17403-E 17403-F 17404-E 17404-F 17501-E 17501-F 17502-C 17502-D 17503-C 17503-C 17504-E 17504-F 17505-E	15. 15. 15. 15. 15. 15. 15. 15. 15.	0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20	12G 12G 32G 32G 52G 52G 20G 21G 21G 20G 20G 36G	16 16 16 16 16 14 14 14 16 16	20101-J 20101-K 20101-Z 20102-J 20102-K 20102-Z 20201-E 20201-F 20202-E 20202-F	7. 7. 7. 7. 7. 7. 7.	0.58 0.58 0.58 0.58 0.58 0.58 0.72 0.72 0.72	5128 5128 5128 5128 5128 5128 10248 10248 10248	24 24 24 24 24 24 15 16 16
17505-F 17601-E 17601-F 17602-J 17602-Z 17701-A 17701-C 17701-D 17702-A 17702-C 17702-D 17801-J 17801-Z 17802-Z 17802-Z 17803-E 17803-F	15. 15. 15. 15. 15. 15. 15. 15. 15. 15.	0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20	36G 76G 76G 56G 56G 46G 46G 66G 80G 80G 80G 92G 92G 41G 41G	16 16 16 16 16 16 16 16 14 14 14 14 14 14 24 24 24 24 24 16 16	20301-E 20301-F 20302-E 20302-F 20303-E 20303-F 20304-E 20401-E 20401-F 20402-E 20402-F 20601-V 20601-Z 20602-V 20603-E 20603-F 20701-E	7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7.	0.74 0.74 0.74 0.74 0.74 0.74 0.74 0.79 0.79 0.79 0.79 0.79 0.79 0.79 0.79	10248 10248 10248 10248 10248 10248 10248 20488 20488 20488 20488 20488 40968 40968 40968 40968 40968	16 16 16 16 16 16 16 16 18 18 18 16 16 16 16 16 16 16 16 16 16 16 16 16

Table 5.1.2.7-23: Microelectronic Parameters (continued)

M38510/ XXXXXX	Vcc (V.)	Pd (W.)	Complexity	Np	M38510/ XXXXXXX	۷cc (۷.)	Pd (W.)	Complexity	Νp
STTL PROM	1				CMOS EPRO	M			
20701-F 20702-E	7. 7.	0.74	256B 256B	16 16	21901-J	8.	1.80	4096B	24
20702-E	7.	0.74	256B	16	NMOS EPRO	M			
20801-J	7.	1.00	40968	24				 	
20801-K	7.	1.00	40968	24	22001-J	30.	1.80	81928	24
20801-X	7.	1.00	40968	24	22101-J	6.	1.90	163848	24
20802-J	7.	1.00	4096B	24	22201-J	6.	1.00	32768B	24
20802-K	7.	1.00	4096B	24	22202-J	6.	1.00	327688	24
20802-X	7.	1.00	4096B	24	22601-J	6.	1.00	163848	24
20803-J	7.	1.00	4096B	24					- ,-
20803-K	7.	1.00	40963	24	TTL RAM				
20803-X	7.	1.00	40968	24					
20804-Y	7.	1.00	4096B	20	23001-E	7.	0.80	2568	16
20805-Y	7.	1.00	4096B	20	23001-F	7.	0.80	256B	16
20901-V	7.	0.72	8192B	18	23002-E	7.	0.80	256B	16
20902-V	7.	0.72	8192 8	18	23002-F	7.	0.80	2568 2568	16 15
20903-J	7.	1.40	81928	24	23003-E	7.	0.80	256B	
20903-K	7.	1.40	81928	24 24	23003~F 23004~E	7.	0.80 0.41	256B 256B	16 16
20904-J 20904-K	7. 7.	1.40 1.40	8192 8 8192 8	24	23004-E	7. 7.	0.41	256 B	15
20904-K	7.	1.40	8192B	24	23 11-2	7.	0.94	10248	15
20905-K	7:	1.40	81928	24	23101-F	7.	0.94	10248	15
20906-J	7.	1.40	81928	24	23101-Y	7.	0.94	10248	24
20906-K	7.	1.40	81928	24	23102-E	7.	0.94	10248	16
20907-J	7.	1.40	81928	24	23102-F	Ź.	0.94	10248	15
20907 - K	7.	1.40	81928	24	23102-Y	7.	0.94	10248	24
20908-J	7.	1.40	81928	24					
20908 - K	7.	1.40	81928	24	LSTTL RAM	ł			
21001-J	7.	1.00	16384B	24					
21001-K	7.	1.00	163848	24	23103-E	7.	0.41	10248	15
21002-J	7.	1.00	163848	24	23103-F	7.	0.41	10248	15
21002-K	7.	1.00	163848	24	23103-Y	7.	0.41	10248	24
21003-J	7.	1.00	163848	24	23104-E	7.	0.41	10248	15
21003-K	7.	1.00	163848	24	23104-F	7.	0.41	10248	16
21004-J	7.	1.00	163848	24	23104-Y	7.	0.41	10248	24
21004-K	7.	1.00	163848	24	STTL RAM				
21005-J 21005-K	7. 7.	1.00 1.00	1 63848 1 63848	24 24	SIIL KAM				
£1003-K	<i>,</i> .	1.00	103070	24	23105-E	7.	0.94	10248	16
				- 1	23105-F	7.	0.94	10248	16
				1	23105-Y	7.	0.94	10248	24

Table 5.1.2.7-23: Microelectronic Parameters (continued)

M38510/ XXXXXX	Vcc (V.)	Pd (W.)	Complexity	Мp	M38510/	Vcc (V.)	Pd (W.)	Complexity	Νp
STTL RAM					STTL RAM				
23106-E 23106-F 23106-Y	7. 7. 7.	0.94 0.94 0.94	10248 10248 10248	16 16 24	23201-Y 23201-Z	7. 7.	0.94	575B 576B	28 28
23107-E 23107-F	7. 7. 7.	0.94	1024B 1024B	16 16	NMOS RAM				
23107-Y 23108-E	7. 7.	0.94 0.94	10248 10248	24 16	23501-U 23501-W	20. 20.	1.00	4096B 4096B	24 22
23108-F 23108-Y	7. 7.	0.94 0.94	10248 10248	16 24	23502-U 23502-V	20. 20.	1.00 1.00	4096B 4096B	24 18
23109-W 23109-X	7. 7.	0.94	10248 10248	22 24	23502-U 23503-W 23504-U	20. 20.	1.00	4095B 4096B	24 22
23109-Y 23110-W 23110-X	7. 7. 7.	0.94 0.94 0.94	10248 10248 10248	24 22 24	23504-V 23505-W	20. 20. 20.	1.00 1.00 1.00	40968 40968 40968	24 18 22
23110-Y	7. _	0.94	10248	24	23506-W 23601-W 23602-E	20. 20. 20.	1.00 1.00 1.00	40968 40968 40968	22 22 16
23111-W	7.	0.50	10248	22	23603-W 23604-E	20. 20.	1.00 1.00	4096B 4096B	· 16
23111-X 23111-Y 23112-W	7. 7. 7.	0.50 0.50 0.50	10248 10248 10248	24 24 22	23701-X 23702-X 23703-W	7. 7. 7.	0.50 0.60 0.69	4096B 4096B 40963	22 22 22
23112-X 23112-Y	7. 7. 7.	0.50	10248 10248	24 24	23703-X 23703-X 23704-W	7. 7.	0.69	40963 40963	22 22
23113-E 23113-F	7. 7.	0.41 0.41	10248 10248	16 16	23704-X 23705-X	7. 7.	0.69 0.39	4096B 4096B	22 22
STTL					23706-X 23707-W 23707-X	7. 7. 7.	0.39 0.44 0.44	4096B 4096B 4096B	22 22 22
23114-W 23114-Y	7. 7.	0.94 0.94	10248 10248	22 24	23708-W 23708-X	7. 7.	0.44 0.44	4096B 4096B	22 22
LSTTL					23709-X 23710-X 23711-W	7. 7. 7.	0.60 0.60 0.69	4096B 4096B 4096B	22 22 22
23115-W 23115-Y	7. 7.	0.50 0.50	1024B 1024B	22 24	23711-X 23712-W	7. 7.	0.69	4096B 4096B	22 22
23115-X	7.	0.50	10248	24	23712-X 23713-X	7. 7.	0.6 9 0.39	4096B 4096B	22 22
STTL RAM		0.01	5760		23714-X 23715-W	7. 7.	0.39	40968 40968	22 22
23201-X	7	0.94	576B	28	23715-X	7.	0.44	40968	22

Table 5.1.2.7-23: Microelectronic Parameters (continued)

M38510/ XXXXXX	۷cc (۷.)	Pd . (W.)	Complexity	Np	M38510/ XXXXXX	Vcc (V.)	Pd (W.)	Complexity	No
NMOS RAM					CMOS				
23716-W 23716-X 23801-V 23801-Z 23802-V 23802-Z 23803-V 23804-V 23805-V 23806-V 23807-V	7. 7. 7. 7. 7. 7. 7. 7.	0.44 0.44 1.20 1.20 1.00 1.00 1.20 1.20 1.20	40968 40968 40968 40968 40968 40968 40968 40968 40968	22 22 18 18 18 18 18 18 18 18	29101-X 29102-J 29102-X 29103-R 29103-Y 29104-J 29105-J 29105-X 29106-R 29106-Y	7. 7. 7. 7. 7. 7. 7.	1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00	163848 163848 163848 163848 163848 163848 163848 163848 163848	32 24 32 20 24 32 24 32 20
CMOS RAM					LSTTL				
23901-E 23901-F 23902-V	7. 7. 7.	0.20 0.20 0.20	1024B 1024B 1024B	16 16 18	30001-A 30001-B 30001-C 30001-D	7. 7. 7.	0.02 0.02 0.02 0.02	4G 4G 4G 4G	14 14 14
NMOS RAM					30002-A	7.	0.02	4 G	14
24001-E 24001-F 24001-Z 24002-E 24002-F 24003-E 24003-F 24003-Z 24401-E 24401-Z 24402-Z 24403-E 24403-Z	20. 20. 20. 20. 20. 20. 7. 7. 7. 7.	1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00	163848 163848 163848 163848 163848 163848 163848 163848 655368 655368 655368 655368	16 16 18 16 18 16 18 16 18 16 18	30002-B 30002-C 30002-D 30003-A 30003-B 30003-C 30004-A 30004-B 30004-C 30004-D 30005-A 30005-C 30005-D 30006-A 30006-B	7. 7. 7. 7. 7. 7. 7. 7. 7. 7.	0.02 0.02 0.04 0.04 0.04 0.04 0.04 0.04	4G 4G 4G 6G 6G 6G 6G 6G 6G 6G 6G 6G 6G 6G 6G 6G	14 14 14 14 14 14 14 14 14 14
CMOS					30006-C 30006-D	7. 7.	0.02	3G 3G	14
24501-V 24502-V 29101-J	7. 7. 7.	0.20 0.20 1.00	40968 40968 153848	18 18 24	30007 -A 30007 -B 30007 -C	7. 7. 7.	0.01 0.01 0.01	2G 2G 2G 2G	14 14 14

Table 5.1.2.7-23: Microelectronic Parameters (continued)

M38510/ XXXXXXX	Vcc (V.)	Pd (W.)	Complexity	Nρ	M38510/ XXXXXXX	Vcc (V.)	Pd (W.)	Complexity	Nρ
LSTTL					LSTTL				
30007 - D 30008 - A 30008 - B 30009 - A 30009 - B 30009 - C 30009 - C 30101 - A 30101 - C 30101 - C 30102 - A 30102 - A 30102 - C 30102 - D 30103 - E 30104 - A 30104 - A 30105 - A 30105 - C 30105 - C 30107 - F 30107 - F 30107 - F 30108 - A 30108 - A 30108 - C 30109 - E 30109 - E	777777777777777777777777777777777777777	0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01	2G 2G 2G 2G 1G 1G 1G 1G 1G 1G 1G 1G 1G 1G 1G 1G 1G	14 14 14 14 14 14 14 14 14 14 14 14 14 1	STTL 30201-C 30201-D 30202-A 30202-C 30202-C 30203-A 30203-C 30203-C 30204-A 30204-C 30301-A 30301-C 30302-A 30302-A 30302-C 30302-C 30303-C	7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7	0.03 0.07	22444444444444444444444444444444444444	14 14 14 14 14 14 14 14 14 14 14 14 14 1

Table 5.1.2.7-23: Microelectronic Parameters (continued)

M38510/ XXXXXX	Vcc (V.)	Pd (W.)	Complexity	Np	M38510/ XXXXXX	Vcc (V.)	Pd (W.)	Complexity	Np
LSTTL					LSTTL				
30502-0	7.	0.06	4G	14	30903-E	7.	0.09	15G	16
30601-E	7.	0.13	47 G	16	30903-F	7.	0.09	15G	16
30601-F	7.	0.13	47 G	16	30904-E	7.	0.04	15G 15G	15 16
30602-E	7.	0.12	41G	16 16	30904-F	7. 7.	0.04	17G	16
30602-F	7.	0.12	41G		30905-E	7.	0.07	17G	16
30603-A	7.	0.12	37 G	14	30905-F			17G	16
30603-B	7.	0.12	37 G	14 14	30906-E	7.	0.11	15G	16
30603-C	7.	0.12	37 G	14	30906-F 30907-E	7. 7.	0.11	15 G	16
30603-0	7.	0.12	37 G	16	30907-E	7.	0.11	15G	16
30604-E	7.	0.11	39G	16	30907-F	7.	0.08	16G	16
30604-F	7.	0.11 0.15	39G 36G	14	30908-E	7.	0.08	16G	16
30605-A	7. 7.		36G	14	30909-E	7.	0.12	15G	16
30605-8	7.	0.15 0.15		14	30909-F	7.	0.12	15 G	16
30605-C		0.15	36G 36G	14	31001-A	7.	0.04	3 G	14
30605-0	7. 7.	0.15	48G	14	31001-8	7.	0.04	3 G	14
30606-A 30606-B		0.16	48 G	14	31001-C	7.	0.04	3 G	14
	7. 7.	0.16	48 G	14	31001-0	7.	0.04	3G	14
30606-C		0.16		14	31001-B	7.	0.04	3 G	14
30606-0	7.		48 G 48 G	15	31002-8	7.	0.04	3 G	14
30607-E	7.	0.16		16		7.		3 G	14
30607-F	7.	0.16	48 G	16	31002-C	7.	0.04	3 G	14
30608-E	7.	0.20	62G		31002-0	7.	0.04	2 G	17
30608-F	7.	0.20	62 G	16 16	31003-A		0.02 0.02	2 G	14
30609-E	7.	0.21	68G		31003-8 31003-C	7.	0.02	2 G	14
30609-F	7.	0.21	68G	16		7.	0.02	2 G	14
30701-E	7. 7.	0.06	16G	16 16	31003-0 31004-A	7. 7.	0.04	4 G	14
30701-F		0.06	16G	16			0.04	4G	14
30702-E 30702-F	7. 7.	0.06	18G 18G	16	31004-8 31004-C	7. 7.	0.05	4G	14
		0.06	18G	16	31004-0	7.	0.05	4G	14
30703-E	7.	0.07				7.		4 G	14
30703-F 30704-E	7. 7.	0.07 0.07	18G 44G	16 16	31005-A 31005-B	7.	0.04 0.04	4 G	14
30704-E 30704-F		0.07	44 G	16	31005-6 31005-C	7.	0.04	4G	14
	7.	0.07		24	31005-0	7.	0.04	4 G	14
30801-J 30801-K	7.	0.19	63G	24	31101-E	7.	0.04	31 G	16
30801-K	7.	0.19	63G 63G	24	31101-E	7.	0.11	31G	16
30801-L 30801-Z	7.	0.19	63G	24	31201-E	7.	9.21	42G	16
30801-2 30901-E	7.	0.19	17G	16	31201-E	7.	0.21	42G	16
30901-E 30901-F	7.	0.06	17G	16	31201-F	7.	0.21	42G	16
30901-F 30902-E			16G	16	31202-E	7.	0.21	42G	16
30902-E 30902-F	7. 7.	0.06 0.06	16G	16	31202-F	7.	0.21	2G	14
JUJU2-1	<i>'</i> •	0.00	100	מי	31301-4				_ , 🕶

Table 5.1.2.7-23: Microelectronic Parameters (continued)

M38510/ XXXXXXX	۷cc (۷)	Pd (W.)	Complexity	Np	M38510/	Vcc (V.)	Pd (W.)	Complexity	Nσ
LSTTL					LSTTL			_	
31301-B	7.	0.04	2G	14	31510-A	7.	0.08	 26G	14
31301-C	7.	0.04	2 G	14	31510 - 8	7.	80.0	26G	14
31301-0	7.	0.04	2G	14	31510-C	7.	0.08	25G	14
31302-A	7.	0.12	6G	14	31510-D	7.	0.08	26G	14
31302-B	7.	0.12	6G	14	31511-E	7.	0.18	60G	15
31302-C	7.	0.12	6G	14	31511-F	7.	0.18	60G	15
31302-D	7.	0.12	6G	14	31512-E	7.	0.18	58G	16
31303-A 31303-B	7.	0.08	4G	14	31512-F	7.	0.18	58G	16
31303-6 31303-C	7. 7.	0.08 0.08	4G 4G	14	31513-E	7.	0.19	62G	16
31303-0	7.	0.08	4 G 4 G	14 14	31513-F 31601-E	7.	0.19	62G	,16
31401-E	7.	0.11	20G	16	31601-E	7.	0.07	24 G	16
31401-F	7.	0.11	20G	16	31602-E	7. 7.	0.07	24 G 8 G	16 16
31402-E	7.	0.15	16G	16	31602-E	7.	0.04	8G	_
31402-F	7.	0.15	16G	16	31602-F	7.	0.20	59G	16 16
31403-A	7.	0.06	10 G	14	31603-F	7.	0.20	59G	16
31403-B	7.	0.06	10 G	14	31604-E	7.	0.07	24G	15
31403-C	7.	0.06	10G	14	31604-F	7.	0.07	24G	15
31403-0	7.	0.06	10G	14	31605-E	7.	0.20	59G	15
31501-A	7.	0.08	15G	14	31605-F	7.	0.20	59G	16
31501-8	7.	0.08	15 G	14	31801-E	7.	0.21	46G	15
31501-C	7.	0.08	15G	14	31801-F	7.	0.21	46G	16
31501-0	7.	0.08	15G	14	31901-E	7.	0.28	305 G	16
31502-A	7.	0.08	25 G	14	31901-F	7.	0.28	305G	16
31502-8	7.	0.08	25 G	14	31902-E	7.	0.22	100G	15
31502-C	7.	0.08	25 G	14	31902-F	7.	0.22	10 0G	16
31502-0	7.	0.08	25 G	14	32001-A	7.	0.08	43 G	14
31503-E	7.	0.18	60G	16	32001-8	7.	0.08	43G	14
31503-F	7.	0.18	60G	16	32001-C	7.	0.08	43G	14
31504-E	7.	0.18	57 G	16	32001-0	7.	0.08	43G	14
31504-F	7.	0.18	57 G	16	32002-A	7.	0.08	42G	14
31505-E 31505-F	7.	0.19	63G	16	32002-8	7.	0.08	42G	14
31505-F	7.	0.19 0.19	63G	16 16	32002-C	7.	0.08	42G 42G	14 14
31506-E	7. 7.	0.19	60G 60G	16 16	32002-0 32003-A	7. 7.	80.0 80.0	19G	14
31506-F	7.	0.19	50G	16			0.08	19G	14
31507-E	7:	0.19	50G 50G	16	32003-8 32003-C	7. 7.	0.08	19 G	14
31507-F	7.	0.19	48 G	16	32003-0	7.	0.08	19 G	14
31508-E	7.	0.19	48 G	16	32003-0 32004-A	7.	0.08	25 G	14
31509-E	7.	0.19	59G	16	32004-A 32004-B	7.	0.08	25 G	14
31509-E	7.	0.19	59G	16	32004-6 32004-C	7.	0.08	25 G	14

Table 5.1.2.7-23: Microelectronic Parameters (continued)

M38510/ XXXXXXX	Vcc (V.)	Pd (W.)	Complexity	Np	M38510/ XXXXXX	Vcc (V.)	Pd (W.)	Complexity	Np
LSTTL					LSTTL	,			
32004-0 32102-A 32102-B 32102-C 32102-0 32201-E 32201-F 32202-E 32203-E 32203-E 32204-E 32204-F 32301-C	7. 7. 7. 7. 7. 7. 7. 7. 7. 7.	0.08 0.02 0.02 0.02 0.02 0.13 0.13 0.12 0.12 0.13	25 G 4 G 4 G 4 G 7 G 7 G 8 G 8 G 8 G 8 G 8 G 8 G	14 14 14 14 16 16 16 16 16 16 16	32702-A 32702-B 32702-C 32702-D 32703-E 32703-F 32801-C 32802-C 32802-C 32803-R 32803-R 32803-S 32901-A 32901-C	7. 7. 7. 7. 7. 7. 7. 7. 7.	0.14 0.14 0.14 0.14 0.14 0.30 0.30 0.30 0.52 0.52 0.15 0.15	66G 66G 66G 82G 82G 10G 10G 10G 18G 46G 46G	14 14 14 16 16 16 14 14 14 14 14 14 14 14 14
32302-C 32302-0 32401-R	7. 7. 7.	0.12 0.12 0.28	4G 4G 10T	14 14 20	32901-0 ASTTL	7.	0.15	46G .	14
32401-S 32402-R 32402-S 32403-R 32403-S 32404-R 32404-R 32405-R 32405-R 32501-R 32501-R 32502-R 32502-R 32503-R 32504-R 32504-S 32504-F 32502-F 32502-F 32502-F 32502-F 32701-F	7. 7. 7. 7. 7. 7. 7. 7. 7. 7.	0.28 0.30 0.30 0.30 0.30 0.30 0.30 0.35 0.15 0.22 0.15 0.06 0.06 0.06 0.14 0.14	10T 10T 10T 10T 12T 12T 12T 12T 80G 80G 74G 80G 90G 15G 15G 15G 60G	20 20 20 20 20 20 20 20 20 20 20 20 20 2	33001-A 33001-B 33001-C 33001-C 33001-X 33001-Y 33002-A 33002-C 33002-C 33002-C 33002-Y 33002-Y 33003-A 33003-C 33003-C 33003-C 33003-C 33003-C 33003-C 33004-C 33004-C 33004-C	7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7.	0.06 0.06 0.06 0.06 0.06 0.08 0.08 0.08	4G 4G 4G 4G 4G 4G 6G 6G 6G 6G 6G 6G 6G 6G 6G 6G 6G 6G 6G	14 14 14 20 20 14 14 14 20 21 14 14 14 20 14 14 14 14 14

Table 5.1.2.7-23: Microelectronic Parameters (continued)

M38510/	۷cc (۷.)	Pd (W.)	Complexity	Np	M38510/	۷cc (۷.)	Pd (W.)	Complexity	Np
ASTTL					ASTTL				
33004-X 33004-Y	7.	0.03	2G 2G	20 20	33905-F 33906-E 33906-F	7. 7. 7.	0.13 0.13 0.13	17G 15G 15G	16 16 16
LSTTL					33907-E 33907-F	7. 7.	0.14	15G 15G	15
33106-E 33106-F 33107-E 33107-F	7. 7. 7.	0.15 0.15 0.10 0.10	36G 36G 24G 24G	16 16 16 16	33908-E 33908-F 34001-A 34001-B	7. 7. 7. 7.	0.14 0.12 0.12 0.07 0.07	16G 16G 4G 4G	16 16 16 14
ASTTL					34001-C 34001-D	7. 7.	0.07 0.07	4G 4G	14 14
33201-R 33201-S 33202-R 33202-S 33203-R 33203-S 33301-A 33301-C 33301-C 33401-A 33401-C 33401-D 33501-A 33501-B 33501-C	7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7.	0.41 0.41 0.50 0.50 0.50 0.50 0.07 0.07 0.07 0.03 0.03 0.03 0.03 0.0	10G 10G 10G 10G 10G 4G 4G 4G 4G 4G 4G 4G 4G	20 20 20 20 20 20 14 14 14 14 14 14 14	34002-A 34002-B 34002-C 34002-C 34002-O 34101-A 34101-C 34101-D 34102-E 34103-E 34103-F 34501-A 34501-B 34501-C 34501-C 34501-C 34501-C 34501-C	7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7.	0.05 0.05 0.05 0.05 0.09 0.09 0.09 0.09	3G 3G 3G 3G 12G 12G 12G 16G 16G 16G 4G 4G 4G 4G 26G 26G	14 14 14 14 14 14 15 16 16 16 14 14 14 20 20 20
33601-E 33601-F	7. 7.	0.25	47 G 47 G	16 16	LSTTL				
33901-E 33901-F 33902-E 33902-F 33903-E	7. 7. 7. 7.	0.12 0.12 0.11 0.11	17G 17G 16G 16G 19G	16 16 16 16	36001-E 36001-F 36002-E 36002-F	7. 7. 7. 7.	0.11 0.11 0.14 0.14	29G 29G 30G 30G	16 16 16
33903-F 33904-E	7. 7.	0.13	19G 15G	16 16	ALSTTL				
33904-F 33905-E	7. 7.	0.08 0.13	15G 17G	16 16	37001-A	7.	0.07	4 G	14

Table 5.1.2.7-23: Microelectronic Parameters (continued)

M38510/ XXXXXX	Vcc (V.)	Pd (W.)	Complexity	Np	M38510/ XXXXXXX	Vcc (V.)	Pd (W.)	Complexity	Nρ
ALSTTL					ALSTTL				
37001-B	7.	0.07	4G	14	37302-A	7.	0.07	3G	14
37001-C	7.	0.07	4G	14	37302-8	7.	0.07	3G	14
37001-0	7.	0.07	4 G	14	37302-C	7.	0.07	3 G	14
37002-A	7.	0.04	3 G	14	37302-0	7.	0.07	3G	14
37002-8	7.	0.04	3 G	14	37401-A	7.	0.09	4G	14
37002-C	7.	0.04	3G	14	37401-3	7.	0.09	4 G	14
37002-0	7.	0.04	3 G	14	37401-C	7.	0.09	4G	14
37003-A	7.	0.02	2 G	14	37401-0	7.	0.09	4 G	14
37003-8	7.	0.02	2 G	14	37402-A	7.	0.04	3 G	14
37003-C	7.	0.02	2 G	14	37402-8	7.	0.04	3 G	14
37003-0	7.	0.02	2 G	14	37402-C	7.	0.04	3 G	14
37004-A	7.	0.00	ig	14	37402-0	7.	0.04	3 G	14
37004-8	7.	0.00	iĞ	14	37501-A	7.	0.11	4 G	14
37004-C	7.	0.00	16	14	37501-8	7.	0.11	4G	14
37004-0	7.	0.00	1 G	14	37501-C	7.	0.11	4G	14
37005-E	7.	0.00	1 G	16	37501-0	7.	0.11	4G	14
37005-E	7.	0.00	1 G	16	37701-E	7.	0.06	16G	16
37005-F	7.	0.14	6G	14	37701-E				16
		0.14		14		7.	0.06	16G	24
37006-8	7.		6G		37901-K	7.	0.20	44 G	
37006-C	7.	0.14	6G	14	37901-L	7.	0.20	44 G	24
37006-D	7.	0.14	6G	14	38301-R	7.	0.14	10 G	20
37101-A	7.	0.01	6G	14	38301-5	7.	0.14	10 G	20
37101-8	7.	0.01	6G	14	38 302 - R	7.	0.17	10 G	20
37101-C	7.	0.01	6G	14	38302-5	7.	0.17	10 G	20
37101-D	7.	0.01	6G	14	38303-R	7.	0.17	1 0 G	20
37102-E	7.	0.01	8G	16	38303-5	7.	0.17	10G	20
37102-F	7.	0.01	8G	16	38401-A	7.	0.03	4 G	14
37103-E	7.	0.01	.8G	16	38401-8	7.	0.03	4 G	14
37103-F	7.	0.01	8G	16	38401-C	7.	0.03	4 G	14
37104-R	7.	0.02	42G	20	38401-0	7.	0.03	4 G	14
37104-5	7.	0.02	42G	20	38402-A	7.	0.04	4 G	14
37105-R	7.	0.02	42G	20	38402-8	7.	0.04	4 G	14
37105-S	7.	0.02	42G	20	38402-C	7.	0.04	4 G	14
37106-L	7.	0.02	62G	24	38402-D	7.	0.04	4 G	14
37106-K	7.	0.02	62 G	24	38403-A	7.	0.03	4 G	14
37107-L	7.	0.02	62G	24	38403-8	7.	0.03	4 G	14
37107-K	7.	0.02	62G	24	38403-C	7.	0.03	4 G	14
37301-A	7.	0.09	4 G	14	38403-D	7.	0.03	4 G	14
37301-8	7.	0.09	4 G	14	38404-A	7.	0.04	4 G	14
37301-C	7.	0.09	4G	14	38404-3	7.	0.04	4 G	14
37301-0	7.	0.09	4 G	14	38404-C	7.	0.04	4 G	14

Table 5.1.2.7-23: Microelectronic Parameters (continued)

M38510/ XXXXXXX	Vcc (V.)	Pd (W.)	Complexity	Np	M38510/ XXXXXX	Vcc (V.)	Pd (W.)	Complexity	Νp
ALSTTL					ALSTTL		_		
38404-0 38405-A 38405-B 38405-C 38405-D 38406-A 38406-B	7. 7. 7. 7. 7.	0.04 0.03 0.03 0.03 0.03 0.03	4G 3G 3G 3G 3G 3G	14 14 14 14 14 14	38505-R 38505-S 38506-C 38506-D 38507-C 38507-D	7. 7. 7. 7. 7.	0.35 0.35 0.18 0.18 0.18	18G 18G 10G 10G 10G	20 20 14 14 14
38406-C	7.	0.03	3 G	14	NMOS				
38406-0 38407-A 38407-B 38407-C 38407-0 38408-A	7. 7. 7. 7. 7.	0.03 0.02 0.02 0.02 0.02 0.06	3G 2G 2G 2G 2G 4G	14 14 14 14 14	40001-Q 40201-J 40301-J 42001-Q	7. 7. 7. 20.	1.00 1.00 1.00 1.70	1300G 1024G 16384G 1100G	40 24 24 40
38408-8	7.	0.06	4G	14	STTL				
38408-C 38408-0 38409-A 38409-B 38409-C	7. 7. 7. 7.	0.06 0.07 0.07 0.07	4G 4G 6G 6G	14 14 14 14	42101-J 42101-K 42101-L 42201-E	7. 7. 7. 7.	0.80 0.80 0.80 0.79	70G 70G 70G 70G	24 24 24 24 16
38409-0 38410-A	7.	0.07 0.07	6G 6G	14 14	NMOS				
38410-8 38410-C	7. 7. 7.	0.07	6G 6G	14 14 14	42301-Z	7.	1.20	120 G	29
38410-0 38411-A 38411-B	7. 7. 7.	0.07 0.08 0.08	6G 6G 6G	14 14 14	LSTTL				
38411-C 38412-A 38412-B 38412-C 38412-C 38501-R 38501-S 38502-R 38502-S 38503-R 38503-S 38504-R 28504-S	7. 7. 7. 7. 7. 7. 7. 7. 7.	0.08 0.08 0.08 0.08 0.08 0.26 0.25 0.25 0.15 0.29 0.29	6G 6G 6G 6G 6G 18G 18G 18G 18G 18G 18G	14 14 14 14 14 20 20 20 20 20 20 20	44001-Q 44001-Z 44101-T 44101-Z 44102-J 44102-Z 44103-R 44104-J 44104-J 44105-J 44106-R 44106-S	7. 7. 7. 7. 7. 7. 7. 7. 7.	1.60 1.60 1.00 1.00 1.00 1.00 1.00 1.00	537G 537G 77G 77G 85G 85G 77G 77G 77G 85G 87G 77G	40 42 24 20 20 24 20 24 20 24 20 20 20 20 20 20 20 20 20 20 20 20 20

Table 5.1.2.7-23: Microelectronic Parameters (continued)

M38510/ XXXXXX	Vcc (V.)	Pd (W.)	Complexity	Иp	M38510/ XXXXXX	Vcc (V.)	Pd (W.)	Complexity	Np
LSTTL					STTL				
44201-E 44201-F	7. 7.	0.83	24G 24G	16 16	50401-R 50401-Y 50407-R	12. 12. 12.	0.10 0.10 0.10	98 G 98 G 98 G	20 20 20
IIL					50407-Y 50501-L	12.	0.10	98G 100G	20 24
46001-Y	6.	0.75	3100G	64	50501-2	12.	1.20	100G	28
CMOS					NMOS				
47001-Q 47201-J 47201-K 47401-E 47401-F	11. 11. 11. 11.	0.50 0.50 0.50 0.50 0.50	1375G 4096G 4096G 27G 27G	40 24 24 16 16	52001-Q 52001-X 52002-Q 52002-X 52003-Q	7. 7. 7. 7.	2.20 2.20 2.20 2.20 2.20	5833G 5833G 5833G 5833G 5833G	40 49 40 48 40
NMOS					52003-X 52004-Q 52004-X	7. 7. 7.	2.20 2.20 2.20	5833G 5833G 5833G	48 40 48
48001-0 48002-0 48003-0	5. 5. 5.	1.00 1.00 1.00	2833G 2833G 2833G	40 40 40	CMOS		2.20		
STTL					65001-C	7. 7.	0.30 0.30	4 G 4 G	14 20
50301-R 50301-Y 50203-R 50302-Y 50303-R 50303-Y 50304-R 50305-R 50305-Y 50306-R 50306-Y 50307-Y 50307-Y 50308-R 50309-Y	12. 12. 12. 12. 12. 12. 12. 12. 12. 12.	2.00 2.00 2.00 2.00 2.00 2.00 2.00 2.00	34G 34G 36G 36G 34G 34G 35G 34G 34G 34G 34G 34G 34G 34G	20 20 20 20 20 20 20 20 20 20 20 20 20 2	65002-C 65002-2 65003-C 55003-2 65004-C 65005-C 65005-C	7. 7. 7. 7. 7. 7.	0.30 0.30 0.30 0.30 0.30 0.30	3G 3G 2G 1G 1G 4G 4G	14 20 14 20 14 20 14 20

5.1.2.8 Example Failure Rate Calculations for Monolithic Devices.

Example One: Bipolar VLSI

Description: A custom gate array with 54,000 gates implemented in a five year old TTL bipolar process. The package is a 64-pin hermetic DIP with solder seal for use in a space application at an average case temperature of 45°C. The device dissipates 150mW at 5 volts, and the die size is 130,000 square mils. The part is screened to S-level quality per MIL-M-38510.

From Section 5.1.2.1, the operating failure rate model is:

	$\lambda_{P}(t_{0}) = \lambda_{AC} + \lambda_{EM}(t_{0})$
Table 5.1.2.7-1 Section 5.1.2.1 Equation 5.1.2.7.4 Table 5.1.2.7-4a Table 5.1.2.7-5 Table 5.1.2.7-15 Table 5.1.2.7-3 Table 5.1.2.7-2	$\begin{array}{l} \lambda_{AC} = \pi_{Q} \ (^{\text{C}}_{1}\pi_{T} + ^{\text{C}}_{2}\pi_{E}) \ \pi_{L} \\ \text{Quality Level S:} \ \pi_{Q} = 0.71 \\ \text{C}_{1} = 0.08 \\ \text{T}_{J} = \text{T}_{C} + \theta_{JC} \times P \\ = 45^{\circ}\text{C} + (28^{\circ}\text{C/W}) \times 0.150\text{W} = 49.2^{\circ}\text{C} \\ \text{$\pi_{T} = 0.32$} \\ \text{$C_{2} = 0.025$} \\ \text{$\pi_{E} = 0.9$} \\ \text{$\pi_{L} = 0.37$} \\ \lambda_{AC} = (0.71)[(0.08)(0.32) + (0.025)(0.9](0.37) \\ = 0.0126 \ \text{failures/10}^{6} \ \text{hours} \end{array}$
Table 5.1.2.7-17, Note 2	$J = .13 \text{ Ma/cm}^2$ (default value)
Table 5.1.2.7-17	λ_{EM} (10K hours) = 0 failures/10 ⁶ hours λ_{p} (10K hours) = 0.0126 failures/10 ⁶ hours

Example Two: CMOS MSI

Description: A CMOS digital timing chip (4046) in an airborne inhabited application, case temperature of 45°C, 75mW power consumption at 10 volts. The device is procured with normal manufacturer's screening consisting of final electrical test, temperature cycling, B-level burn-in and seal test. The package is a 24 pin CERDIP with glass seals. The die size is 48.4K square mils, has 1000 transistors, and an 800 angstrom gate oxide in a seven year old process.

From Section 5.1.2.2	$\lambda_{P}(t_{0}) = \lambda_{AC} + \lambda_{TDDB}(t_{0}) + \lambda_{EM}(t_{0})$			
Table 5.1.2.7-1	$^{\lambda}$ AC = $^{\pi}$ Q (C 1 $^{\pi}$ T + C 2 $^{\pi}$ E) $^{\pi}$ L Quality level calculated by: Temp Cycling - 11.6 points Burn-in - 10.9 points Electrical Test - 10.9 points Seal Test - 7.8 points Total - 40.7 points $^{\pi}$ Q = 71.3/40.7 = 1.75			
Section 5.1.2.2 Equation 5.1.2.7.4 Table 5.1.2.7-49 Table 5.1.2.7-9 Table 5.1.2.7-15 Table 5.1.2.7-3 Table 5.1.2.7-2	$C_1 = .02$ (1000 transistors ≈ 250 gates) $T_J = T_C + \Theta_{JC} \times P$ $= 45^{\circ}C + (28^{\circ}C/W) \times 0.075W = 47.1^{\circ}C$ $\pi_T = 0.26$ $C_2 = 0.011$ $\pi_E = 4.4$ $\pi_L = 0.01 \text{ exp } (5.35 - 0.35 \text{ (Y)}) = 0.18$ $\lambda_{AC} = (1.75)[(.02)(.26) + (.011)(4.4)](.18)$ $= 0.0169 \text{ failures/}10^6 \text{ hours}$			
Table 5.1.2.7-16, Note 1	$E_S = .1 V_{op}/t_{ox}$ $V_{op} = 10 volts$			

Table 5.1.2.7-19	$t_{OX} = 1.10$ KÅ (worst case for 1000 transistors) $E_S = 0.9$ Mv/cm $A = log(6(TR)10^{58(log(TR)-5.78)})$
Table 5.1.2.7-18, Note 1	A = $\log(6(TR)10^{58(\log(TR)-5.78)})$ = 5.39 $\log \mu m^2$
Table 5.1.2.7-16	λ_{TDDB} (10K hours) = 0.0 failures/10 ⁶ hours
Table 5.1.2.7-17, Note 2	J = .13 Ma/cm ² (default value) λ_{EM} (10K hours) = 0.0 failures/10 ⁶ hours
	λ_p (10K hours) = 0.0169 failures/10 ⁶ hours

Example 3: MOS Digital Microprocessor

Description: A CMOS 80386 microprocessor (three year old process) in a 124-pin pin grid array used in an office environment and screened to D-1 level. The average junction temperature is 60° C, and average power consumption is 2 watts at 5 volts. The die size is 76K mils 2 and it contains 275K transistors.

 $\lambda_{P}(t_{0}) = \lambda_{AC} + \lambda_{EM}(t_{0}) + \lambda_{TDDB}(t_{0})$

From Section 5.1.2.3, the part failure rate model is:

	<u> </u>
Section 5.1.2.3	$\lambda_{AC} = \pi_{O} (C_{1}\pi_{T} + C_{2}\pi_{E}) \pi_{L}$
Table 5.1.2.7-1	π_0 for D-1 quality level = 6.5
Section 5.1.2.3	C_1^* for > 16 bits = 0.56
Table 5.1.2.7-9	π_{T} for 60° $T_{1} = 0.42$
Table 5.1.2.7-15	C_2 (124 pin PGA) = 0.051
Table 5.1.2.7-3	$\pi_{\rm F} = 0.5$
Table 5.1.2.7-2	$\pi_1 = 0.67$
	$\lambda_{AC} = (6.5)[(.56)(.42) + (.051)(.5)](.67)$
	= 1.1353 failures/10 ⁶ hours

Table 5.1.2.7-17	J = .125 Ma/cm ² (default value)
Table 5.1.2.7-17	λ _{EM} (10K hours) = 0.0 failures/10 ⁶ hours
Equation 5.1.2.7.14	$E_S = .1 V_{op}/t_{ox}$
Table 5.1.2.7-19	$t_{OX} = 10^{-0.405(\log(TR) - 3.68)}$
	= 1.931 KÅ E _c = 2.59 Mv/cm
Table 5.1.2.7-18	$E_S = 2.59 \text{ Mv/cm}$ $A \approx \log(4(TR)^{774(\log(TR)-5.5)})$
	$\approx 6.09 \log \mu m^2$
Table 5.1.2.7-16	$\lambda_{\text{TDDB}}(\text{10K hours}) = 0.0$
	λ_p (10K hours) = 1.1353 failures/10 ⁶ hours

Example Four:

Description: A 128K FLOTOX EEPROM that is expected to have a T_j of 80°C, and experience 10000 read/write cycles during its lifetime. The part is exposed to an operating voltage of 5v, is "B" level quality, and has been in production for three years. It is packaged in a hermetic 28 pin DIP (glass seal), and will operate in an uninhabited aircraft environment.

- 1) Determine the Electromigration failure rate (λ_{EM}) from Table 5.1.2.7-17. Using the default value of .125 MA/cm² yields a failure rate of 0 for 90°C.
- 2) Determine λ_{TDDB} :

Obtain the oxide area value from Table 5.1.2.7-20. Choosing the most conservative value (largest area) yields 1,209,000 μm^2 (6.1 Log μm^2).

Obtain the gate oxide thickness from Table 5.1.2.7-21. Choosing the most conservative value (smallest thickness) yields 340 Angstroms, or 340×10^{-8} cm.

Determine the field stress by dividing the operating voltage by the oxide thickness. The result is 1.5 MV/cm.

Determine the λ_{TDDB} by referring to Table 5.1.2.7-16 (estimate using the 6.0 log μm^2 table). The result is $\underline{0}.$

- 3) Determine the defect failure rate $C_1\pi_T$ Refer to section 5.1.2.3.2 for C_1 . Checking the appropriate table provides a value of .00339 for a 128K EEPROM. Refer to Table 5.1.2.7-10 for π_T . This equals 12.73 for 80°C The total defect failure rate is (.00339)(12.73) = 0.0432.
- 4) Determine λ_{cyc} For a Flotox device, we need only consider the A_1B_1 term

Refer to Table 5.1.2.4-4. For a Flotox device that will be reprogrammed 10000 times, the A $_1$ value is .0682 Refer to Table 5.1.2.4-6. For 80°C and a 128K device, B $_1$ = 3.7977 λ_{cyc} = (.0682)(3.7977) = .2590

- 5) Determine C_2 value from 5.1.2.7-15. For a hermetic 28 pin DIP, the value is $\underline{.014}$
- 6) Determine the π_E value from Table 5.1.2.7-3. π_E is $\underline{5.5}$ for an uninhabited aircraft environment.
- 7) Determine π_Q from Table 5.1.2.7-1. $\pi_Q = \underline{1.0}$ for a "B" level part
- 8) Determine π_{L} from Table 5.1.2.7-2. $\pi_{L} = \underline{0.67}$
- 9) Determine the total device failure rate:

$$\lambda_{P} = [(C_{1})^{(\pi_{T})} + \lambda_{cyc} + (C_{2})^{(\pi_{E})}] (\pi_{Q})^{(\pi_{L})} + \lambda_{TDDB} + \lambda_{EM}$$

$$= [(.0432) + (.2590) + (.077)] (1.0) (0.67) + 0 + 0$$

= .2541 Failures Per Million Hours

Example Five:

Description: A 64K MOS SRAM "D" level quality part, has been in production for 2 years, has an operating voltage of 5v, and is expected to operate at a T_j of 90°C. It is packaged in a hermetic 24 pin DIP (glass seal), and will operate in an uninhabited aircraft environment.

- 1) Determine the Electromigration failure rate (λ_{EM}) from Table 5.1.2.7-17. Using the default value of .125 MA/cm² yields a failure rate of 0 for 90°C.
- 2) Determine λ_{TDDB} :

Obtain the oxide area value from Table 5.1.2.7-20. Choosing the most conservative value (largest area) yields 2,482,600 μm^2 (6.4 Log μm^2)

Obtain the gate oxide thickness from Table 5.1.2.7-21. Choosing the most conservative value (smallest thickness) yields 250 Angstroms, or 250×10^{-8} cm

Determine the field stress by dividing the operating voltage by the oxide thickness. The result is 2.0~MV/cm

Determine the λ_{TDDB} by referring to Table 5.1.2.7-16 (estimate using the 6.5 log μm^2 table). The result is $\underline{0}$.

- 3) Determine the defect failure rate $C_1\pi_T$ Refer to Table 5.1.2.4-1 for C_1 . Checking the appropriate table provides a value of .0105 for a 64K SRAM Refer to Table 5.1.2.7-10 for π_T . This equals 26.25 for 90°C The total defect failure rate is (.0105)(26.25) = 0.2756
- 4) λ_{CYC} value is $\underline{0}$.

- 5) Determine C_2 value from 5.1.2.7-15. For a hermetic 24 pin DIP, the value is $\underline{.011}$
- 6) Determine the π_E value from 5.1.2.7-3. π_E is $\underline{5.5}$ for an uninhabited aircraft environment.
- 7) Determine π_Q from Table 5.1.2.7-1. $\pi_Q = 3.3$ for a "D" level part
- 8) Determine π_{L} from Table 5.1.2.7-2. $\pi_{L} = 1.05$
- 9) Determine the total device failure rate:

$$\lambda_{P} = [(C_{1})(\pi_{T}) + \lambda_{cyc} + (C_{2})(\pi_{E})] (\pi_{Q})(\pi_{L}) + \lambda_{TDDB} + \lambda_{EM}$$

$$= [(.2756) + (0) + (.0605)] (3.3) (1.05) + 0 + 0$$

= 1.1646 Failures Per Million Hours

Example Six: PAL

Description: A data book shows a PAL to have 150 gates, and 24 pins. The operating junction temperature is 100°C, and operates in a ground benign environment. It is "B" Level Quality, and has been in production for four years. It is hermetically packaged in a DIP with a glass seal.

- 1) Determine the electromigration failure rate (λ_{EM}) from Table 5.1.2.7-17. Using the default value of .125 mA/cm² yields a failure rate of 0 for 100°C.
- 2) $\lambda_{TDDB} = 0$
- 3) Determine the defect failure rate C_1 π_T . Refer to Table 5.1.2.4-1 for C_1 . C_1 = 0.01047 for a 150 gate PAL. Refer to Table 5.1.2.7-10 for π_T . π_T = 52.05 at 100°C. The total defect failure rate is (.01047)(52.05) = .5450
- 4) $\lambda_{CYC} = 0$
- 5) Determine the C_2 value from Table 5.1.2.7-15 for a hermetic 24 pin DIP, C_2 = .011.
- 6) Determine π_E from Table 5.1.2.7-3. π_E = 0.5 for a ground benign environment.
- 7) Determine π_0 from Table 5.1.2.7-1. $\pi_0 = 1.0$
- 8) Determine π_L from Table 5.1.2.7-2. $\pi_L = 0.52$
- 9) Determine total device failure rate.

$$\lambda_{P} = [(C_{1})(\pi_{T}) + \lambda_{CYC} + (C_{2})(\pi_{E})] (\pi_{Q})(\pi_{L}) + \lambda_{TDDB} + \lambda_{EM}$$

$$= [(.5450) + 0 + (.011)(0.5)] (1.0)(0.52) + 0 + 0$$

$$= .2863 \text{ Failures Per Million Hours}$$

<u>Example Seven</u>: GaAs Digital

Description: 10G000A Quad 3 Input Nor Gate, SSI, P_D = 875 mw, 36 I/O LCC package, maximum $T_{CH} = 125$ °C in a ground benign environment. The process is three years old and the device is a B-level part.

$$\pi_{TA} = 0.1e$$
 ($\frac{1}{125 + 273} - \frac{1}{423}$) = 8.994 x 10⁻³

$$\pi_{TP} = 0.1e$$
 $\left(\begin{array}{ccc} 1 & -\frac{1}{423} \\ & 125 + 273 \end{array}\right)$ $= 4.773 \times 10^{-2}$

Table 5.1.2.7-14

Table 5.1.2.7-15
$$C_2 = 0.013$$

Table 5.1.2.7-3
$$\pi_E = 0.5$$

Table 5.1.2.7-1
$$\pi_0 = 1.0$$

Table 5.1.2.7-1
$$\pi_Q = 1.0$$

Table 5.1.2.7-2 $\pi_L = 0.67$

Table 5.1.2.5-1
$$C_{1A} = 25.3$$

Table 5.1.2.5-1
$$C_{1P} = 0.687$$

$$\lambda_D = [(C_{1A} \pi_{TA} + C_{1P} \pi_{TP} + C_2 \pi_E] \pi_Q \pi_L \text{ (From Section 5.1.2.5)}$$

=
$$[25.3 (8.994 \times 10^{-3}) + 0.687 (4.773 \times 10^{-2}) + 0.013 (0.5)](1.0)(0.67)$$

$$= .1788$$
 failures/ 10^6 hours

Example Eight: GaAs MMIC

Description: MA4GM212 SPDT Switch, DC-12 GHz, 4 transistors, 4 inductors, 4 resistors, Maximum Input P_D = 30 dbm, 4 pin hermetic can, Maximum T_{CH} = 145°C in a ground benign environment. The process is three years old and the device is a B-level part.

Table 5.1.2.7-12
$$\pi_{TA} = 0.1e \qquad = 6.117 \times 10^{-2}$$

$$-4980 \left(\frac{1}{145 + 273} - \frac{1}{423} \right) = 6.117 \times 10^{-2}$$

$$-4980 \left(\frac{1}{145 + 273} - \frac{1}{423} \right) = 8.686 \times 10^{-2}$$

$$Table 5.1.2.7-15 C_2 = 0.0005$$

$$Table 5.1.2.7-3 \quad \pi_E = 0.5$$

$$Table 5.1.2.7-1 \quad \pi_Q = 1.0$$

$$Table 5.1.2.7-2 \quad \pi_L = 0.67$$

$$Table 5.1.2.6-2 \quad \pi_A = 3.0$$

$$Table 5.1.2.6-1 \quad C_{1A} = 4.51$$

 $\lambda_{M} = [(C_{1A} \pi_{TA} + C_{1P} \pi_{TP}) \pi_{A} + C_{2} \pi_{E}] \pi_{L} \pi_{O} \text{ (From Section 5.1.2.6)}$

- $= [{4.51(6.117x10^{-2}) + 2.26(8.686x10^{-2})}] 3.0 + 0.5(0.0005)] 0.67(1)$
- = .9492 failures/ 10^6 hours

Table 5.1.2.6-1 $C_{1p} = 2.26$

5.1.2.9 Hybrid Microcircuits

The hybrid failure rate model is:

$$\lambda_{P} = [\Sigma \lambda_{C} N_{C} (1 + .2\pi_{E})] \pi_{Q} \pi_{L} \pi_{F}$$

where:

 λ_p is the hybrid failure rate in failures/10 6 hours

 N_{C} is the number of each particular component

 $\lambda_{\mbox{\scriptsize C}}$ is the specific component failure rate

 π_i is the experience (learning factor) from Table 5.1.2.7-2

 π_{F} is the circuit function factor from Table 5.1.2.9-1

 $\pi_{\mbox{\scriptsize O}}$ is the quality factor from Table 5.1.2.7-1

 $\pi_{\mbox{\scriptsize F}}$ is the environmental factor from Table 5.1.2.7-3

5.1.2.9.1 Active Components and Capacitors

The sum of the adjusted failure rates for the active components and capacitors shall be calculated as follows:

 N_{C} is the number of each particular component

 λ_{C} is the failure rate contribution for a particular component predicted using the correct model from the following sections in this handbook:

Integrated Circuits Section 5.1.2

Discrete Semiconductors Section 5.1.3

Capacitor Section 5.1.7

Note: Inductor and Resistor failure rates are insignificant and are not included.

When calculating $\lambda_{\mathbb{C}}$ for integrated circuits, use quality factor "B". For discrete semiconductors, use quality factor "JANTXV." For capacitors, use quality factor level "M." Use the environmental factor corresponding to the application environment of the hybrid, and assume a component ambient temperature equal to the temperature of the hybrid package. For IC dice let C2 = 0 when calculating $\lambda_{\mathbb{C}}$.

If the maximum rated stress for a die is unknown, it shall be assumed to be the same as that for a discretely packaged die of the same type. If the same die has several ratings based on the discrete package type, the lower value will be assumed. Power rating used should be based on case temperature for discrete semiconductors.

Table 5.1.2.9-1
Circuit Function Factor

TYPE	πF
Digital Video, 10 MHz < f < 1 GHz Microwave, f < 1 GHz Linear, f < 10 MHz Power	1.0 1.2 2.6 5.8 21

5.1.2.9.2 Chip Junction Temperature Calculation

A hybrid is normally made up of one or more substrate assemblies mounted within a sealed package. Each substrate assembly consists of active and passive chips with thick or thin film metallization mounted on the substrate, which in turn may have multiple layers of metallization and dielectric on the surface. Figure 5.1.2.9-1 is a cross-sectional view of a hybrid with a single multi-layered substrate. The layers within the hybrid are made up of various materials with different thermal characteristics. Table 5.1.2.9-2 provides a list of commonly used hybrid materials with typical thicknesses and corresponding thermal conductivities (K). The thermal resistance of each layer is determined by the expression,

 $\theta = (1/K)(L/A)$, where:

θ is the thermal resistance of a layer in °C/Watt (°C/W)

K is the thermal conductivity of the material in watts/°C-in

L is the material thickness in inches from Table 5.1.2.9-2 (or user provided)

A is the top surface area of the chip (user provided or estimated by the following expression:

$$A=[27.8(1.5x10^{-3} + 10^{-4}P)]^2$$
 (square inches), (5.1.2.9.1)

where P is the number of active device pin/wire terminals)

An estimated thermal resistance value for junction to case (θ_{JC}) can be developed for each chip in the hybrid by summing the resistances of all the material layers of the hybrid structure from the chip down to the case:

$$\theta_{JC} = \frac{\sum_{i=1}^{n} (1/K_i) L_i}{\Delta},$$
 (5.1.2.9.2)

where n is the number of material layers. Then,

$$T_{J} = T_{C} + 0.9 \, (\theta_{JC})(P_{D}), \text{ where}$$
 (5.1.2.9.3)

 T_1 is the junction temperature of the chip (°C)

 T_{C} is the case temperature of the hybrid (°C)

 $\theta_{\rm JC}$ is defined as above (°C/W), and

 P_{D} is the power dissipated by the chip (W)


The factor of 0.9 in equation 5.1.2.9.3 represents the cosine of 26°. This angle accounts for the fact that the heat is not all conducted vertically from the chip to the case, but rather "spreads" radially as well as downward.

Table 5.1.2.9-2 Hybrid Materials

		TYPICAL	FEATURE FROM	K
MATERIAL	TYPICAL USAGE_	THICKNESS (")	FIG. 5.1.2.9-1	(W/°C-in)
Silicon	chip device	0.01	A	2.20
GaAs	chip device	0.007	A	0.76
Au Eutectic	chip attach	0.0001	B	6.91
Solder	chip/substrate attach	0.003	B/E	1.27
Epoxy (diel)	chip/substrate attach	0.0035	B/E	0.006
Epoxy				
(Conductive)	chip attach	0.0035	B	0.15
Thick film	glass insulating	0.003	C	0.66
dielectric	layer			
Alumina	Substrate, MHP	0.025	D	0.64
BeO	Substrate, PHP	0.025	D	6.58
Kovar	Case, MHP	0.02	F	0.425
Aluminum	Case, MHP	0.02	F	4.58
Copper	Case, PHP	0.02	[F	9.96

If the hybrid internal structure cannot be determined, use the following default values for the temperature rise from case to junction: microcircuits, 10°C; transistors, 25°C; diodes, 20°C. Assume capacitors are at T_C .

Figure 5.1.2.9-1



5.1.2.9.3 Example Failure Rate Calculations for a Hybrid Device.

Microcircuit Description: Driver, Linear MHP in a hermetically sealed Kovar package. The substrate is alumina and there are two dielectric layers. The die- and substrate- attach materials are conductive epoxy and solder, respectively.

Active Components: 1 - LM106

1 - LM741A

2 - Si NPN Transistor, 60% stress ratio (power and

voltage), linear application < 1 watt.

2 - Si PNP Transistor, 60% stress ratio (power and

voltage), linear application < 1 watt.

2 - Si General Purpose Diodes, 60% stress ratio (power

and voltage), small signal, metallurgically bonded.

Passive Components: 2 - Ceramic Chip Capacitors, 60% stress ratio, 1000 pf.

17 - Thick Film Resistors

Environment: Naval Unsheltered, 65°C package case temperature

Maturity: 2.1 Years in production, $\pi_1 = 1.0$

Screened to MIL-STD-883, Method 5008, in accordance with Appendix G to MIL-M-38510. From Table 5.1.2.7-1, π_0 = 1.0

Example Calculation:

1. Calculate Active Device Junction Temperatures.

Since all chips are silicon, $\sum_{i=1}^{n} L_i/K_i$ is the same for each. From Table 5.1.2.9-2, i=1

Layer	<u>L_i/K</u> i	(°C-in ² /W)
Chip	0.01/2.20	= .0045
Epoxy (Cond)	0.0035/0.15	= .0233
Dielectric(2)	(2)(0.003/0.66) = .0091
Substrate	0.025/0.64	= .0391
Solder	0.003/1.27	= .0024
Kovar case	0.02/0.425	= .0471
Total		= .1255

	LM106	LM741A	SINPN	SIPNP	<u>SidIODE</u>
No. Pins from Tables					
5.1.2.7-22/23	8	14	3	3	2
P _D (max) from					
Table 5.1.2.7-23	.33W	.35W	. 6W	. 6W	.42W
Area of Chip (sq. in.)					
from equation 5.1.2.9.1	.004	.0065	.0025	.0025	.0022
θ_{JC} (°C/W), from					
equation 5.1.2.9.2	31.4	19.3	50.2	50.2	51.1
T _{.1} (°C) from					
equation 5.1.2.9.3	74.3	71.1	92.1	92.1	84.3

2. Calculate Failure Rates.

$$\lambda_{\mathsf{P}} = [\Sigma \mathsf{N}_{\mathsf{C}} \lambda_{\mathsf{C}} (1 + .2 \pi_{\mathsf{E}})] \pi_{\mathsf{Q}}^{\mathsf{\pi}} L^{\mathsf{\pi}}_{\mathsf{F}}$$

Failure Rates for Components (λ_{C}):

LM106 die, 13 transistors, page 5.1.2.2-1:

$$\pi_{Q} [C_{1}\pi_{T} + C_{2}\pi_{E}] \pi_{L}$$
1.0 [(0.01 x 3.6) + (0 x 5.7)] 1 = 0.036

LM741A die, 23 transistors, page 5.1.2.2-1 (same model as LM106 above):

$$1.0 [(0.01 \times 2.9) + (0 \times 5.7)] 1 = 0.029$$

Si NPN transistor die, 60% stress ratio, Section 5.1.3, where $T + \Delta T(S) = 92.1$ °C:

λ_b (πΕπΑπΟπRπS2πC)

(.0019)(21)(1.5)(0.12)(1.0)(0.88)(1.0) = 0.0063

Si PNP transistor die, 60% stress ratio, Section 5.1.3: (same model as NPN transistor above):

(.0018)(21)(1.5)(0.12)(1.0)(0.88)(1.0) = 0.0060

Si general purpose diode die, 60% stress ratio, Section 5.1.3 where $T + \Delta T(S) = 84.3$ °C:

λb (πΕπΟπRπΑπS2πC)

(.0005)(21)(.15)(1.0)(1.0)(0.7)(1.0) = 0.0011

Ceramic chip capacitor, 60% stress ratio, 1000 pf., Section 5.1.3, where $T=65^{\circ}C$ case temperature:

λ_b (πεπ_Oπ_{CV})

(.0063)(12.4)(1.0)(1.0) = 0.075

 $\pi_{\rm F} = 5.7$, Table 5.1.2.7-3

 $\pi_0 = 1.0$, Table 5.1.2.7-1

 $\pi_i = 1.0$, Table 5.1.2.7-2

 $\pi_{\rm F} = 5.8$, Table 5.1.2.9-1

 $\lambda_p = \{[.36 + .029 + 2 (.0063) + 2(.0060) + 2 (.0011) + 2 (.075)]$ $[1 + (.2)(5.7)\} (1.0)(1.0)(5.8)$

= 3.00 failures/10⁶ hours

MIL-HDBK-217E

MICROELECTRONIC DEVICES

- 5.1.2.10 <u>Magnetic Bubble Memories*</u>. The magnetic bubble memory device in its present form is a non-hermetic assembly of two major structural segments:
- a. A basic bubble chip or die consisting of a memory or a storage area (e.g., an array of minor loops), and required control and detection elements (e.g., generators, various gates and detectors), and,
- b. A magnetic structure to provide controlled magnetic fields consisting of permanent magnets, coils, and a housing.

These two structural segments of the device are interconnected by a mechanical substrate and lead frame. The interconnect substrate in the present technology is normally a printed circuit board. It should be noted that this model does not include external support microelectronic devices required for magnetic bubble memory operation. The general form of the operating failure rate model is:

$$\lambda_p = \lambda_1 + \lambda_2$$

where:

 $\lambda_{\rm D}$ = operating failure rate in failures/10⁶ hrs.

 λ_1 = failure rate of the control and detection structure.

 λ_2 = failure rate of the memory storage area.

*See Bibliography Item No. 60

MIL-HDBK-217E

MICROELECTRONIC DEVICES

5.1.2.10.1 Failure Rate of the Control and Detection Structure (λ_1) .

The expansion of λ_1 is:

$$\lambda_1 = \pi_Q \left[N_C C_{11} \pi_{T1} \pi_W + (N_C C_{21} + C_2) \pi_E \right] \pi_D \pi_L$$

where:

 π_0 = quality factor, Table 5.1.2.7-1

 N_C = number of bubble chips per packaged device

 C_{11} & C_{21} = device complexity failure rates for the control and detection elements, Table 5.1.2.10-1

 C_2 = package complexity failure rate, Table 5.1.2.7-16

 $\pi_{T,J}$ = temperature acceleration factor. Use the values in Table 5.1.2.7-12. Use T_J = T_{CASE} + 10 (all in $^{\circ}C$.)

 π_{LL} = write duty cycle factor, Table 5.1.2.10-4

 π_{r} = application environment factor Table 5.1.2.7-3

 π_n = duty cycle factor, Table 5.1.2.10-3

 π_l = device learning factor, Table 5.1.2.7-2. Because this is a relatively new technology, justification should be given for use of π_l = 1.

5.1.2.10.2 Failure Rate of the Memory Storage Area (λ_2) .

The expansion of λ_2 is:

$$\lambda_2 = \pi_0 N_C (C_{12} \pi_{T2} + C_{22} \pi_E) \pi_L$$

where:

 π_0 = quality factor, Table 5.1.2.7-1

N_C = number of bubble chips per packaged device

 C_{12} & C_{22} = device complexity failure rates Table 5.1.2.10-2.

 $\pi_{T,2}$ = temperature acceleration factor. Use the values in Table 5.1.2.7-8. Use $T_J = T_{CASE} + 10$ (all in °C.)

 $\pi_{\rm E}$ = application environment factor, Table 5.1.2.7-3 $\pi_{\rm L}$ = device learning factor, Table 5.1.2.7-2. Because this is a relatively new technology, justification should be given for use of $\pi_{\rm L}$ = 1.

TABLE 5.1.2.10-1: C11 & C21, DEVICE COMPLEXITY FAILURE RATES FOR CONTROL & DETECTION STRUCTURE IN MAGNETIC BUBBLE DEVICES IN FAILURES PER 10 HOURS.

N ₁	c ₁₁	^C 21	N ₁	C ₁₁	c ₂₁
4	.0017	.00014	500	.011	.00041
50	.0045	.00024	550	.012	.00042
100	.0060	.00028	600	.012	.00042
150	.0070	.00031	650	.013	.00043
200	.0079	.00033	700	.013	.00044
250	.0086	.00035	750	.013	.00045
300	.0093	.00036	800	.014	.00046
350	.0099	.00038	850	.014	.00046
400	.010	.00039	900	.014	.00047
450	.011	.00040	950	.015	.00047
L			1000	.015	.00048

Tabulated values are determined from the following equations:

$$c_{11} = .00095(N_1)^{.40} & c_{21} = .0001(N_1)^{.226}$$

where:

 N_1 = the number of dissipative elements on a chip (gates, detectors, generators, etc.) and is \leq 1000.

TABLE 5.1.2.10-2: C₁₂ & C₂₂ DEVICE COMPLEXITY FAILURE RATES FOR MEMORY STORAGE STRUCTURE FOR MAGNETIC BUBBLE DEVICES IN FAILURES PER 10⁵ HOURS.

NO. BITS IN (10 ³)	c ₁₂	c ₂₂	NO. BITS IN (10) ³	c ₁₂	c ₂₂
66	.0020	.00028	1049	.0045	.00064
92	.0022	.00031	2097	.0055	.00079
131	.0024	.00035	4194	.0068	.00097
262	.0030	.00042	8389	.0084	.0012
524	.0036	.00052			

Tabulated values are determined from the following equations:

$$C_{12} = .00007 (N_2)^{.3} & C_{22} = .00001 (N_2)^{.3}$$

where:

 N_2 = the number of bits and is $\leq 9 (10)^6$.

TABLE 5.1.2.10-3: π_0 , DUTY CYCLE FACTOR, FOR MAGNETIC BUBBLE DEVICES

D*	0	.1	.2	.3	.4	.5	.6	.7	.8	.9	1.0
π _D	.10	. 19	.28	.37	. 46	. 55	. 64	.73	.82	.91	1.0

* - The tabulated values are determined from

$$\pi_{D}$$
 = .90 + 0.1 for 0 $\leq 0 \leq 1.0$

D is the device duty cycle and is application dependent. It is a function of the usage the bubble device experiences during the time the power is applied to the equipment using the device.

Average device data rate for the application

manufacturer's maximum rated data-rate

where: the application data rate is averaged over the time that the power is applied to the using equipment.

TABLE 5.1.2.10-4. π_U , WRITE-DUTY CYCLE FACTOR FOR MAGNETIC BUBBLE DEVICES.

0	DE 11023.			R/W	
	1	10	100	1000	>2154
1.0	10	5.0	2.5	1.3	1
.9	9.1	4.6	2.4	1.2	1
.8	8.2	4.2	2.2	1.2	1
.7	7.3	3.8	2.1	1.2	1
.6	6.4	3.4	1.9	1.2	1
.5	5.5	3.0	1.8	1.1	1
.4	4.6	2.6	1.6	1.1	1
.3	3.7	2.2	1.5	. 1,1	1
.2	2.8	1.8	1.3	1	1
.1	1.9	1.4	1.2	1	1
.05	1.5	1.2	1.1	1	1
<.03	11	1	1	1	1

Tabulated values are determined from the following equations:

$$\pi_W = \left(D \frac{10}{(R/W)} \cdot 3^{-1}\right) + 1 \text{ for } 1 \le R/W < 2154$$

= 1 for R/W <1 and R/W \geq 2154

where:

R/W = no. of reads per write

D = device duty cycle (see footnote in Table 5.1.2.10-3) For seed-bubble generator use table value divided by 4, or use 1, whichever is greater.

5.1.2.10.3 Example Failure Rate Calculations.

Example One: Find the operating failure rate for a single chip 92K bit magnetic bubble memory, 40°C case temperature, ground benign environment. The device has a 14 pin nonhermetic DIP enclosure with 10 pins connected, one major loop, three dissipative control elements (generate, replicate and detector bridge), and 144 transfer gates. Device has been in continuous production for two years and is used at D = 1.0 and R/W = 10.

For control and detection structure, Section 5.1.2.10.1,

For magnetic storage area, Section 5.1.2.10.2,

From Section 5.1.2.10,

$$\lambda_p = \lambda_1 + \lambda_2$$
= .28 + .009
= .29 failures/10⁶ hours.

Example Two: Find the operating failure rate for a single chip one megabit magnetic bubble memory at 40°C case temperature in a benign ground environment. The device has two generators, eight detector elements, 512 replicate/swap gates, four boot loop gates and is contained in a nonhermetic DIP with 19 pins connected. The application requires 10 reads per write and a data rate equal to the maximum rated value of 100kHz. The device uses a seed generator and is in early production.

For control and detection structure, Section 5.1.2.10.1, $\lambda_1 = \pi_Q [N_C C_{11} \pi_{T1} \pi_W + (N_C C_{21} + C_2) \pi_E] \pi_D \pi_L$ Quality level D-1, $\pi_0 = 6.5$ Table 5.1.2.7-1 Section 5.1.2.10.1 $N_{C} = 1$ $N_1 = 2$ generators + 8 detector elements + 512 replicate /swap gates + 4 boot loop gates = 526 $C_{11} = .012$ $C_{21} = .00041$. Table 5.1.2.10-1 $T_1 = 40 + 10 = 50$ °C, $\pi_{T1} = 1.1$ Table 5.1.2.10-5 D = 100kHz./100kHz. = 1, R/W = 10Table 5.1.2.10-4 $\pi_{LL} = 5/4 = 1.25$ for seed bubble generator Nonhermetic, 19 pins, $C_2 = .0075$ Table 5.1.2.7-15 For G_R , $\pi_F = .5$ Table 5.1.2.7-3 $D = 1, \pi_{D} = 1$ Table 5.1.2.10-3 Early production, $\pi_1 = 2.1$ Table 5.1.2.7-2 $\lambda_1 = 6.5 \{ [(1)(.012)(1.1)(1.25)] + [(1)(.00041) + .0075]$ (.5){(1)(2.1) = 6.5 (.0165 + .004) 2.1= 0.28 failures/ 10^6 hours.

For magnetic storage area, section 5.1.2.10.2,

$$\begin{array}{rll} \lambda_2 &= \pi_Q N_C (C_{12} \pi_{T2} + C_{22} \pi_E) \pi_L \\ \text{Table 5.1.2.7-1} & \text{Quality level D-1, } \pi_Q &= 6.5 \\ \text{Section 5.1.2.10.1} & N_C &= 1 \\ \text{Table 5.1.2.10-2} & C_{12} &= .0045, C_{22} &= .00064 \\ \text{Table 5.1.2.10-6} & T_J &= 40 + 10 &= 50^{\circ}\text{C}, \\ \pi_{T2} &= .53 \\ \text{Table 5.1.2.7-3} & \text{For G}_B, \\ \pi_E &= .5 \\ \text{Table 5.1.2.7-2} & \text{Early production, } \pi_L &= 2.1 \\ \lambda_2 &= (6.5)(1)[(.0045)(.53) + (.00064)(.5)](2.1) \\ &= 6.5 \; (.002385 + .00032)2.1 \\ &= .037 \; \text{failures/10}^6 \; \text{hours.} \end{array}$$

From Section 5.1.2.10,

$$\lambda_p = \lambda_1 + \lambda_2$$

= 0.28 + .037
= 0.32 failures /10⁶ hours.

5.1.2.11 Surface Acoustic Wave (SAW) Devices. The part operating failure rate model (λ_p) is:

$$\lambda_{p} = 2.1\pi_{Q}\pi_{E}$$
 failures/10⁶ hours.

where:

 π_{E} = environmental factor (Table 5.1.2.11-1)

 π_Q = 0.1 for high quality part, subjected to 10 temperature cycles, (-55°C to 125°C) with end point electrical test

 $\pi_0 = 1.0$ commercial part

TABLE 5.1.2.11-1 Environmental Mode Factor

Environment	₹E
A _U	15.0
AI	11.7
NU	16.0
NI	8.8
N _{UU}	17.0
NUL	31.0
M _F	18.0
S _F	1.6
G _B	1.2
G,	10.5
G _F	3.9
c _L	600.0

Downloaded from http://www.everyspec.com

APPENDIX B

MATHEMATICAL DERIVATIONS

Downloaded from http://www.everyspec.com

B.1 Probability of Success for Ln-Normal Failure Distributions

The failure density functions for many failure mechanisms are modeled by ln-normal distributions. This density function is described mathematically by

$$f(t) = \frac{1}{\sigma t \sqrt{2\pi}} \exp \left[(-1/2) \left(\frac{\ln t - \mu}{\sigma} \right)^2 \right], \tag{B.1.1}$$

where:

$$\mu = \ln (t_{50\%})$$
 (8.1.2)

$$\sigma = \ln (t_{50\%}) - \ln (t_{16\%}) = \ln (t_{50\%}/t_{16\%}).$$
 (B.1.3)

The probability of failure at time t, F(t), is

$$f(t) = \int_{0}^{t} f(x) dx.$$
 (B.1.4)

The probability of success at time t, P(t), is

$$P(t) = 1 - F(t) = 1 - \int_0^t f(x) dx.$$
 (B.1.5)

The probability of success at time t for the ln-normal probability density function is the same as the probability of success at ln(t) for the normal density function. By making the substitution

$$y = \ln x$$
; $dy = (1/x) dx$ (B.1.6)

equation B.1.5 can be rewritten

$$P(t) = 1 - \frac{1}{\sigma\sqrt{2\pi}} \int_{-\infty}^{\ln t} \exp\left[(-1/2)(\frac{y - \mu}{\sigma})^2\right] dy, \qquad (B.1.7)$$

which is the probability of success for the normal density function. $N(\mu,\sigma)$, with random variable ln(t). The integral in equation B.1.7 can be approximated by use of tables provided by a comprehensive statistics text, or by the computer software program in appendix C.

The mechanism models that are described by In-normal density functions are often described in terms of log(t) instead of ln(t). It is again possible to use the probability of success for the normal distribution to evaluate the probability of success for the ln-normal distribution in terms of log(t). Using the relationships between ln(t) and log(t),

$$ln(t) = ln(10) * log(t)$$
 (B.1.8)

$$\mu = \frac{\ln(t_{50\%})}{\ln(10) + \log(t_{50\%})}$$
(B.1.2)

$$= \ln(10) * m$$
 (B.1.9)

$$\alpha = \frac{\ln(t_{50\%}/t_{16\%})}{\ln(10) + \log(t_{50\%}/t_{16\%})}$$
(B.1.3)

$$= \ln(10) + s.$$
 (B.1.10)

and the substitution

$$z = log(x); dz = (1/ln(10)) * (1/x) dx,$$
 (B.1.11)

an expression similar to B.1.7 can be derived,

$$P(t) = 1 - \frac{1}{\sigma \sqrt{2\pi}} \int_{-\infty}^{\log t} \exp \left[(-1/2) (\frac{z - m}{\sigma})^2 \right] dz.$$
 (B.1.12)

which is probability of success for the normal density function, N(m,s), with random variable log(t). Again, the integral in equation B.1.12 can be approximated by use of tables provided by a comprehensive statistics text, or by the computer software program in appendix C. Note that μ , σ , and upper evaluation limit of the integral, ln(t), of equation B.1.7 have been changed to m, s, and log(t), respectively in equation B.1.12.

B.2 Hazard (Failure) Rate Determination for Ln-Normal Failure Distributions

The hazard rate at time t for any failure distribution is given by

$$h(t) = f(t) / (1 - F(t)) = f(t) / P(t).$$
 (B.2.1)

For the ln-normal distribution, the functions f(t) and P(t) are given by equations B.T.1 and B.1.5, respectively. These equations must be evaluated in terms of ln(t), not log(t).

In order to evaluate these equations in terms of log(t), the relationships of B.1.8 to B.1.10 must be used to develop f(t) in terms of log(t),

$$f(t) = \frac{1}{\ln(10)} \frac{1}{st\sqrt{2\pi}} \exp \left[(-1/2)(\frac{\log t - m}{s})^2 \right].$$
 (B.2.2)

Equations B.2.2 and B.1.12 can be used to determine hazard rate for the ln-normal distribution evaluated using log(t).

B.3 <u>Derivation of Worst Case (Maximum)</u> Current Density

According to Mil-M-38510, the maximum current density allowed, by design, is $0.5~\text{MA/cm}^2$. Assuming a microcircuit was designed to this limit, and also realizing the worst case step coverage would be 50% of the flat coverage, the maximum current density not at a step would be $0.25~\text{MA/cm}^2$. Since electromigration does not occur at a step, or any other location on a microcircuit where there is a change in metal direction, because of electron flux divergence in these areas, the worst case current density is $0.25~\text{MA/cm}^2$. Since most integrated circuits operate with complementary logic, on average only half the metallization is affected by a current pulse in any one instance of time. The effective duty cycle is <= 50%. Assuming a worst case duty cycle of 50%, it has been shown [26] that the effective current density is decreased by 0.5. Therefore, the maximum effective current density for an microcircuit designed to the $0.5~\text{MA/cm}^2$ limit is actually $0.125~\text{MA/cm}^2$.

APPENDIX C

FORTRAN PROGRAMS FOR TDDB AND ELECTROMIGRATION CALCULATIONS

```
PROGRAM TDDB TABLE
Č
               Generates a one page table of probability of success values, another of hazard rate values and one of effective hazard rate values for a user supplied amount of total gate
CCC
С
               area. Each page has a temperature and electric field axis.
C1
C
               IMPLICIT REAL*8 (A-H,O-Z), INTEGER*4 (I-N)
               DIMENSION TS(36), ES(16), PS(16), HR(16), EHR(16)
C
               OPEN (10,FILE=' ',STATUS='NEW')
OPEN (20,FILE=' ',STATUS='NEW')
OPEN (30,FILE=' ',STATUS='NEW')
C
               NOTE: LIMITS ON DO STATEMENTS ARE ARRAY DIMENSIONS
               DO 400 J = 0,35
TS(J+1) = 0.D0 + 5.D0 * DBLE(J)
               CONTINUE
400
               DO 300 K = 0,15
                     ES(K+1) = 2.00 + 0.200 * DBLE(K)
300
               CONTINUE
               WRITE (*,*) 'ENTER TIME, HOURS'
READ (*,*) TIME
WRITE (*,*) 'ENTER AREA, LOG SQ. MICRONS'
READ (*,*) A
AS = 10.D0**A
С
               WRITE (10,200) ES
WRITE (20,200) ES
               WRITE (30,200) ES
C
             DO 2 J=1,36
    DO 1 K=1,16
    CALL TDDB(AS,TS(J),ES(K),TIME,U,S,PS(K),HR(K),EHR(K))
    HR(K) = HR(K) * 1.D6
    EHR(K) = EHR(K) * 1.D6
    IF (HR(K).GE.999.DO) HR(K) = 999.DO

IF (EHR(K).GE.999.DO) EHR(K) = 999.DO
                     CONTINUE
C
                    WRITE (*,20) TS(J),PS
WRITE (10,1000) TS(J),PS
WRITE (20,2000) TS(J),HR
WRITE (30,2000) TS(J),EHR
¢
                     I = (J / 10) * 10
                     IF (J.EQ.I) THEN
WRITE (10,100)
WRITE (20,100)
WRITE (30,100)
                     ENDIF
C
               CONTINUE
č
               write(10,500)time,a
write(20,600)time,a
write(30,700)time,a
C
             FORMAT (25X,F5.0,16F4.2)

FORMAT (/////25X,57('-'),' Electric Field Stress (MV/cm) ',43

('-')/25x,'T(C)',F7.1,15(1X,F7.1)/25X,'----',16(1X,'-----')//)

FORMAT (25X,'----',16(1X,'-----'))
20
200
100
               FORMAT (///65x,'TDDB: PROBABILITY OF SUCCESS AT',F7.0,' HOURS',
'FOR AREA = ',F5.2,' LOG SQUARE MICRONS')
FORMAT (///65x,'TDDB: HAZARD RATE (x 10E-6) AT',F7.0,
' HOURS FOR AREA = ',F5.2,' LOG SQUARE MICRONS')
FORMAT (///60x,'TDDB: EFFECTIVE HAZARD RATE (x 10E-6) AT',F7.0,
500
600
700
               ' HOURS FOR AREA = ',F5.2,' LOG SQUARE MICRONS')
FORMAT (25x,F5.0,16F8.5)
FORMAT (25x,F5.0,16F8.3)
1000
2000
               END
```

```
PROGRAM EM TABLE
C
C Generates a one page table of probability of success
C values, another of hazard rate values and one of effective
C hazard rate values. Each page has a temperature and
C
                current density axis.
C
C
                IMPLICIT REAL*8 (A-H,O-Z), INTEGER*4 (I-N)
DIMENSION TS(36),CDS(16),PS(16),HR(16),EHR(16)
C
                OPEN (10,FILE=' ',STATUS='NEW')
OPEN (20,FILE=' ',STATUS='NEW')
OPEN (30,FILE=' ',STATUS='NEW')
C
               DATA CDS/.04D0,.05D0,.06D0,.08D0,.1D0,.13D0,.17D0,.2D0,.25D0,.3D0,.4D0,.5D0,.6D0,.8D0,1.D0,1.3D0/
C
                NOTE: LIMITS ON DO STATEMENTS ARE ARRAY DIMENSIONS
Č
                DO 400 J = 0,35
TS(J+1) = 0.D0 + 5.D0 * DBLE(J)
                CONTINUE
WRITE (*,*) 'ENTER TIME, HOURS'
READ (*,*) TIME
400
C
                WRITE (10,200) CDS
WRITE (20,200) CDS
WRITE (30,200) CDS
C
                DO 2 J=1,36
DO 1 K=1,16
                            TREE, ID

CALL EM(TS(J),CDS(K),TIME,U,S,PS(K),HR(K),EHR(K))

HR(K) = HR(K) * 1.D6

EHR(K) = EHR(K) * 1.D6

IF (HR(K).GE.999.D0) HR(K) = 999.D0

IF (EHR(K).GE.999.D0) EHR(K) = 999.D0
                      CONTINUE
C
                      WRITE (*,20) TS(J),PS
WRITE (10,1000) TS(J),PS
WRITE (20,2000) TS(J),HR
WRITE (30,2000) TS(J),EHR
 C
                      I = (J / 10) * 10

IF (J.EQ.I) THEN

WRITE (10,100)

WRITE (20,100)

WRITE (30,100)
                      ENDIF
                CONTINUE
 C
                write (10,500)time write (20,600)time write (30,700)time
 c
                FORMAT (25X,F5.0,16F4.2)

FORMAT (/////25X,57('-'),' Current Density (MA/cm2) ',48('-')/
25x,'T(C)',F7.2,15(1X,F7.2)/25X,'----',16(1X,'-----')//)

FORMAT(25X,'----',16(1X,'-----'))

FORMAT (///70X,'ELECTROMIGRATION: PROBABILITY OF SUCCESS AT',
F7.0,' HOURS')
 20
 200
 100
 500
                 FORMAT (///70X, 'ELECTROMIGRATION: HAZARD RATE (x 10E-6) AT', F7.0,
 600
                 / HOURS')
                FORMAT (///65X, 'ELECTROMIGRATION: EFFECTIVE HAZARD RATE ', '(x 10E-6) AT', F7.0, 'HOURS')
FORMAT (25x, F5.0, 16F8.5)
FORMAT (25x, F5.0, 16F8.3)
 700
 1000
 2000
                 END
```

```
SUBROUTINE AEF(EO, ES, B, ACC)
*********
        SUBROUTINE AEF
        PURPOSE:
           Calculate the acceleration factor due to electric field stress relative to a reference electric field.
       USAGE:
           CALL AEF (EO, ES, B, ACC)
       DESCRIPTION OF PARAMETERS:
           EO - reference electric field ES - applied electric field
              - mechanism constant
           ACC - acceleration factor
  SUBROUTINES AND FUNCTION SUBPROGRAMS REQUIRED:
   **************
        IMPLICIT REAL*8 (A-H,O-Z), INTEGER*4 (I-N)
ACC = DEXP(B*(ES - EO))
RETURN
        END
```

```
SUBROUTINE AT(TO, TS, Ea, ACC)
**
**
    ***********
        SUBROUTINE AT
        PURPOSE:
           Calculate the acceleration factor due to temperature stress
           relative to a reference temperature
        USAGE:
           CALL AT (TO,TS,Ea,ACC)
        DESCRIPTION OF PARAMETERS:
           TO - reference temperature
          TS - operating temperature
Ea - activation energy (eV/deg K)
           ACC - acceleration factor
        SUBROUTINES AND FUNCTION SUBPROGRAMS REQUIRED:
       **************
        IMPLICIT REAL*8 (A-H,O-Z), INTEGER*4 (I-N)
        B = 8.617D-5
ACC = DEXP((Ea/B)*(1.D0/(T0+273.D0) - 1.D0/(TS+273.D0)))
        RETURN
        END
```

```
SUBROUTINE CNDA(Z,F,IFLAG)
 Č
             IMPLICIT REAL*8 (A-H,O-Z), INTEGER*4 (I-N)
             N = 0
F = 0.00
 C
             IFLAG = 0
             IF (Z.GT.5.5D0) IFLAG = 1
IF (Z.LT.-5.5D0) IFLAG = -1
IF (IFLAG.NE.0) RETURN
 C
             FACT = 1.D0
            FACT = 1.D0
DO 3 N=0,135
RN = N
IF (N.EQ.0) GO TO 2
FACT = FACT * RN
SUMN = (-1.D0)**N * Z**(2*N+1)
SUMD = (2.D0*RN+1.D0) * 2.D0**N * FACT
SUM = SUMN / SUMD
F = F + SUM
CONTINUE
 2
            CONTINUE
F = F / DSQRT(2.D0 * 3.141592653589793) + 0.5D0
RETURN
 3
            END
```

```
SUBROUTINE EM(TS,CDS,TIME,U,S,PS,HR,EHR)
C
000000
          SUBROUTINE EM
          PURPOSE:
             Calculate u, s, probability of success, hazard rate and effective hazard rate at any time t, given operating
C
              temperature, and current density.
C
          USAGE:
C
CC
             CALL EM (TS,CDS,TIME,U,S,PS,FR,EFR)
CCC
          DESCRIPTION OF PARAMETERS:

    operating temperature (degrees C)
    current density stress (MA/cm2)

С
C
             CDS
             TIME - time at which probaility of success, hazard rate and effective hazard rate is to be calculated
Č

    log of failure distribution median
    square root of the variance of the failure distribution (log hours)

              S

    probability of success calculated at time TIME
    hazard rate calculated at time TIME

Č
             PS
Č
             EHR - effective hazard rate calculated at time TIME by the
equation: EHR = -ln(TIME)/PS
č
CCC
          SUBROUTINES AND FUNCTION SUBPROGRAMS REQUIRED:
C
C

    temperature acceleration calculation

                   - current density acceleration calculation
             CNDA - cumulative normal distribution approximation
         *******************
C
          IMPLICIT REAL*8 (A-H,O-Z), INTEGER*4 (I-N)
C
          UO = 1.39800
SO = 0.00800
TO = 175.00
          Ea = 0.500
          CDO = 1.D0
C
          STIME = DLOG10(TIME)
C
          CALL AT(TO, TS, Ea, ACCAT)
          CALL AJ(CDO, CDS, N, ACCAJ)
C
          U = UO - DLOG10(ACCAT*ACCAJ)
          S = SO
C
          2 = (STIME - U) / S
          CALL CNDA(Z,F,IFLAG)
C
          IF (IFLAG) 2,2,1
          CONTINUE
          PS = 0.00
HR = 999.00
          EHR = 999.D0
          RETURN
C
2
          CONTINUE
          PS = 1.D0 - F
IF (IFLAG.EQ.-1) PS = 1.0D0
COEF = 1.D0 / (DSQRT(2.D0*3.141592653589793)*TIME*DLOG(10.D0))
          Ht = COEF*DEXP(-.5D0*Z**2)
          HR = Ht / PS
EHR = -1.D0*DLOG(PS)/TIME
          RETURN
C
          END
```

```
SUBROUTINE TODB(AS,TS,ES,TIME,U,S,PS,HR,EHR)
С
C*****
0000000000000000000000000000000000
          SUBROUTINE TODB
          PURPOSE:
              Calculate u, s, probability of success, hazard rate and effective hazard rate at any time t, given total gate area, operating temperature, and electric field stress.
          USAGE:
              CALL TODB (AS,TS,ES,TIME,U,S,PS,FR,EFR)
          DESCRIPTION OF PARAMETERS:
                    - total gate area (square microns)
              TS - operating temperature (degrees C)
ES - electric field stress
              TIME - time at which probaility of success, hazard rate and
                       effective hazard rate is to be calculated

    log of failure distribution median
    square root of the variance of the failure distribution (log hours)

              PS

    probability of success calculated at time TIME

                    - hazard rate calculated at time TIME
              EHR - effective hazard rate calculated at time TIME by the
                        equation: EHR = -ln(TIME)/PS
          SUBROUTINES AND FUNCTION SUBPROGRAMS REQUIRED:

    area acceleration calculation

              AT - temperature acceleration calculation
AEF - electric field acceleration calculation
              CNDA - cumulative normal distribution approximation
Č*1
č
          IMPLICIT REAL*8 (A-H,O-Z), INTEGER*4 (I-N)
C
          00 = 8.400
          SO = 0.400
AO = 1.781605
          TO = 22.D0
          Ea = 0.3D0
EO = 2.222D0
          BETA = 4.5D0
C
          STIME = DLOG10(TIME)
C
          CALL AA(AO,AS,UO,ACCAA)
CALL AT(TO,TS,Ea,ACCAT)
CALL AEF(EO,ES,BETA,ACCAEF)
C
          U = ACCAA * (UO - DLOG10(ACCAT*ACCAEF))
          S = SO
C
          Z = (STIME - U) / S
          CALL CNDA(Z, F, I FLAG)
C
          IF (IFLAG) 2,2,1
          CONTINUE
          PS = 0.00
          HR = 999.DO
          EHR = 999.D0
          RETURN
ε
2
          CONTINUE
```

```
PS = 1.D0 - F
IF (IFLAG.EQ.-1) PS = 1.0D0
COEF = 1.D0 / (DSQRT(2.D0*3.141592653589793)*TIME*DLOG(10.D0))
Ht = COEF*DEXP(-.5D0*Z**2)
HR = Ht / PS
EHR = -1.D0*DLOG(PS)/TIME
RETURN
END
```

С

```
SUBROUTINE ZVAL(F,2)
C***********************
000000000000000000
          SUBROUTINE ZVAL
          PURPOSE:
             Calculates the number of sigmas away from the mean of a normal distribution for a given probability of failure (cumulative percent failure in decimal). This subroutine uses the Newton-Raphson method of finding roots.
         USAGE:
              CALL ZVAL(F,Z)
          DESCRIPTION OF PARAMETERS:
              F - probability of failure (cumulative percent failure in
                  decimal)
              Z - number of sigmas from the mean of the normal distribution
          SUBROUTINES AND FUNCTION SUBPROGRAMS REQUIRED:
С
              CNDA - cumulative normal distribution approximation
С
\bar{\mathsf{c}}
С
          IMPLICIT REAL*8 (A-H,O-Z), INTEGER*4 (I-N)
С
         IF (F.LE.0.5D0) ZNEW = -0.5D0
IF (F.GT.0.5D0) ZNEW = 0.5D0
Z = ZNEW
C
         DO 5 N=1,100

CALL CNDA(Z,FNEW,IFLAG)

IF (IFLAG.EQ.-1) FNEW = 0.DO

IF (IFLAG.EQ.1) FNEW = 1.DO

PHI = FNEW - F
             PHIPRI = 1.D0/(DSQRT(2.D0*3.141592653589793)*DEXP(.5D0*Z**2))
              ZNEW = Z
              IF (DABS(Z-ZNEW)/DABS(Z).LT.0.0000001D0) RETURN
5
         CONTINUE
         RETURN
         END
```

APPENDIX D

PROBABILITY OF SUCCES AND HAZARD RATE TABLES

5.0	.53442 .41663 .30961 .21964 .14906	.06080 .03676 .02152 .01223	.00677 .00366 .00194 .00101 .00051 .00005 .00003 .00003	00000 00000 00000 00000 00000 00000 0000	00000
4.8	.89461 .74796 .65233 .54957	35084 26614 19537 ,13904	.09611 .06467 .04244 .02722 .01710 .01054 .00639 .00224	00075 00043 00024 00014 00008 00000 00000 00001 00001	00000
4.6	.99216 .98298 .96661 .94022 .90141	.78289 .70558 .62050	.44473 .36254 .28842 .22417 .17040 .12686 .09262 .06641	02225 01504 01004 00663 00434 00232 00118 00116 00074	.00029 .00018 .00011 .00007 .00004
4.4	.99983 .99949 .99864 .99675 .99295	.97423 .95596 .92947 .89351	.84757 .79199 .72809 .65794 .58413 .50945 .43654 .36766 .36766	19925 15766 12307 09486 07226 05444 04060 03300 02198	.001153 .00827 .00589 .00418 .00295
4.2	1.00000 1.00000 .99995 .99985	.99907 .99795 .99582 .99203	.98578 .97606 .96181 .94201 .91582 .88273 .84262 .79588 .74331	62580 56392 56210 44182 38432 33662 28140 23707 19781	.13405 .10899 .08795 .07047 .05609
4.0	1.00000 1.00000 1.00000	99999 99993 99983	.99960 .9917 .99834 .99690 .99450 .99071 .98501 .95052	93133 90757 87906 84582 88581 7634 72118 67339 62384 57340	.522% .4734 .42526 .37932 .33600 .29565
3.8 3.8		00000	1.00000 .99995 .99995 .99990 .99978 .99978 .99957 .99858	99599 99363 99363 99024 98551 97912 97075 96006 94677 93065	.88927 .86394 .83561 .80449 .77085
3.6		00000	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	99993 99987 99959 99959 99823 99823 99728 99728	.99152 .98819 .98389 .97845 .97172
Electric Fi 2 3.4	1.0000 1.0000 1.0000 1.0000	1.00000	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.0000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1	.99981 .99970 .99953 .99928 .99894 .99845
3.2	1.00000 1.00000 1.00000 1.00000	1.00000	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.00000 1.00000 1.00000 .99999 .99999
3.0	1.0000 1.0000 1.0000 1.0000	1.00000 1.00000 1.00000	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.00000 1.00000 1.00000 1.00000
2.8		1.00000	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000		1.00000 1.00000 1.00000 1.00000
2.6	1.0000 1.0000 1.0000 1.0000	1.00000 1.00000 1.00000	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.0000 1.0000 1.0000 1.0000 1.0000 1.0000 1.0000	1.00000 1.00000 1.00000 1.00000
2.4	1.00000 1.00000 1.00000 1.00000	1.00000 1.00000 1.00000	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.00000 1.00000 1.00000 1.00000
2.2	1.00000 1.00000 1.00000 1.00000	1.00000 1.00000 1.00000	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.00000 1.00000 1.00000 1.00000 1.00000
2.0	1.00000 1.00000 1.00000 1.00000	1.00000 1.00000 1.00000	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.00000 1.00000 1.00000 1.00000
1(C)		30. 35. 45.	55.0 50.0 50.0 50.0 50.0 50.0 50.0 50.0	100. 110. 115. 120. 130. 135. 146.	150. 160. 165. 170.

5.0	30869 21792 21772 14708 09519 05927 03561 02072 01171	.00183 .000848 .00024 .00012 .00004 .000003 .00001	00000 00000 00000 00000 00000 00000 0000
4.8	.72501 .62480 .51928 .41602 .32147 .23988 .17316 .17316	. 02521 . 02524 . 01377 . 00837 . 00250 . 00072 . 00072 . 00032	00000 00000 00000 00000 00000 00000 0000
4.6	.95498 .92154 .87404 .81200 .73688 .65198 .56183 .47137 .38515	. 1883 . 18425 . 13425 . 09764 . 06968 . 04886 . 04886 . 03372 . 03372 . 01538	.00669 .00434 .00288 .00178 .00013 .00017 .00017 .00007 .00007 .00007 .00002
4.4	.99738 .99401 .98755 .97630 .95828 .93163 .89489 .84775	.65007 .65007 .45145 .42162 .35167 .23227 .18423 .11093	08438 06431 04713 03467 02527 01309 00032 000227 000157
4.2	.8985 .8985 .99897 .99766 .99514 .9962 .98312	.93094 .93094 .86175 .81584 .76317 .70496 .64280 .57848	39018 33383 28231 23613 19545 16019 16019 16019 16019 08363 04082 04082 03174 03174 011890
0.4	1.00000 1.00000 99996 99998 99972 99973 99973	99506 99134 98558 97709 96515 96515 90240 87119	79347 74793 669895 64749 59459 54128 43733 38832 34213 3832 3832 34213 3632 25409 19205 19205 13858
ess (MV/cı 3.8	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	99988 99975 99901 99901 99687 99164 9811 98080	97231 96125 94725 93002 9302 90934 88513 88570 79208 77589 67488 63266 53266 53266 56425
Field Stre 3.6	1.00000 1.00000 1.00000 1.00000 1.00000	1.00000 1.00000 99999 99997 99997 99997 99976 99956	99871 99790 99670 99670 99254 98923 98923 97200 97217 97200 97214 93952 93952 93952 93953 93953
Electric Fi	1.00000 1.00000 1.00000 1.00000 1.00000	1.0000 1.0000 1.0000 1.0000 1.0000 1.0000 1.0000	999998 999998 99999 99979 99974 99974 99974 999716 99716 99595 99436 99862 98862
Ele 3.2	1.00000 1.00000 1.00000 1.00000 1.00000		1.00000 1.000000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.000000 1.000000 1.000000 1.000000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1
3.0	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000		
2.8	1.00000 1.00000 1.00000 1.00000 1.00000	00000	
2.6	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.00000	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000
2.4	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000
2.2	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000		1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000
2.0	1.00000 1.00000 1.00000 1.00000 1.00000	1,0000 1,0000 1,0000 1,0000 1,0000 1,0000 1,0000 1,0000	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000
1(C)	20. 15. 0. 35. 4. 6. 6. 4. 6. 6. 4. 6. 6. 4. 6. 6. 6. 6. 6. 6. 6. 6. 6. 6. 6. 6. 6.	3.2.3.2.5.5.8.8.8.8.	126. 136. 137. 138. 138. 138. 138. 138. 138. 138.

TDDB: PROBABILITY OF SUCCESS AT 10000. HOURS FOR AREA = 4.50 LOG SQUARE MICRONS

5.0	.11943 .07528 .04570 .02681 .01525 .00844 .00456	.00032 .00032 .00004 .00004 .00000 .00000	000000	00000
8.4	.43690 .33778 .25173 .18118 .12622 .08532 .05609 .03596	.00833 .00494 .00289 .00166 .00054 .00030 .000017	00000 00000 00000 00000 00000 00000 0000	00000
4.6	.80515 .72591 .63681 .54306 .45009 .36273 .21751 .11839	.08457 .05926 .04080 .02765 .01217 .00793 .00327	.00130 .00081 .00051 .00019 .00012 .00007 .00004	00000
4.4	.96989 .94733 .91450 .87016 .81423 .74789 .67349 .59421	.3693 .29391 .23501 .14286 .10885 .08179 .06668	.02319 .01652 .01167 .00819 .00571 .00128 .00128	.00040 .00027 .00019 .00013
4.2	.99812 .99584 .99153 .98407 .97210 .95419 .95419 .85382	.4635 .6832 .61660 .51683 .54833 .48064 .41540 .35416 .29803 .24770		.00988 .00740 .00552 .00411
4.0	.9998 .99987 .99923 .99923 .99831 .99859 .98859	. 9328 . 9328 . 9328 . 9328 . 9728 . 8340 . 74050 . 63204 . 57524	.51840 .40270 .40873 .35852 .31148 .26839 .26839 .26848 .19478	.09478 .07806 .06398 .05221 .04244
Stress (MV/c) .6 3.8	1.00000 1.00000 1.00000 99999 99990 99997 99997 99990 99990	.99654 .99405 .99405 .98459 .97668 .96595 .95194 .93422 .93422	.85660 .82261 .78501 .74428 .70102 .65591 .65591 .55630 .51660	.38481 .34486 .30743 .27268
Field Stre 3.6	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	.99990 .99980 .99986 .99926 .99869 .99777 .99635 .99425 .99425	.98143 .97408 .95309 .93899 .92255 .90277 .88052 .85557	.76612 .73230 .69702 .66067
Electric Fi	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.0000 1.0000 1.9999 9999 9999 9999 9998 9998 9998 99		.95952 .94937 .93759 .92411
3.2	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.0000 1.0000 1.0000 1.0000 1.0000 1.0000 1.0000 1.0000 1.0000	. 99998 . 99997 . 99997 . 99997 . 99957 . 99957 . 99958 . 99935	.99715 .99607 .99467 .99290 .99069
3.0	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.0000 1.0000 1.0000 1.0000 1.0000 1.0000 1.0000	1.0000 1.0000 1.0000 1.0000 1.0000 1.0000 1.0000 1.0000	.99992 .99988 .99982 .99974
2.8	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.0000 1.0000 1.0000 1.0000 1.0000 1.0000 1.0000	1.00000	1.0000 1.0000 1.0000 1.0000 1.0000
2.6	1,00000 1,00000 1,00000 1,00000 1,00000 1,00000 1,00000 1,00000	1.0000 1.0000 1.0000 1.0000 1.0000 1.0000 1.0000 1.0000	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.00000
2.4	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1,00000 1,00000 1,00000 1,00000 1,00000 1,00000 1,00000 1,00000	1.00000
2.2	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.00000 1.00000 1.00000 1.00000
2.0	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.00000 1.00000 1.00000
1(0)	0. 10. 15. 15. 15. 15. 15. 15. 15. 15. 15. 15	55.0 50.0 50.0 50.0 50.0 50.0 50.0 50.0	100. 110. 115. 120. 120. 130. 140.	155. 165. 170.

TDDB: PROBABILITY OF SUCCESS AT 10000, HOURS FOR AREA = 5.00 LOG SQUARE MICRONS

5.0	.02870 .01623 .00893 .00479 .00251 .00130 .00066	.00004 .00001 .00000 .00000 .00000 .00000	000000	00000
8.4	.16736 .11447 .07592 .04895 .03077 .01891 .01139 .00673		00000	00000
4.6	.48840 .39454 .30941 .23591 .17516 .12689 .08986 .06233			00000
4.4	.81767 .74796 .66933 .58552 .50064 .41853 .34235 .27427 .21545		. 00405 . 00275 . 00186 . 00125 . 00084 . 00056 . 00025 . 00017	.00003 .00003 .00001 .00001
4.2	.96727 .94560 .91522 .87526 .82567 .76728 .70178	41681 33165 29235 23969 119396 115505 112256 09586 07427	04345 03286 03286 03469 01184 01137 001370 00746 00547	.00154 .00112 .00081 .00059
4.0	.99726 .99445 .98953 .98156 .96945 .95209 .95209 .92855 .89817	.76593 .71045 .65138 .59028 .52877 .46835 .41032 .35572 .35572	21874 18279 1566 17475 10200 08289 06697 05383 04306	.02152 .02152 .01696 .01333 .01045
3.8	.9990 .9994 .99941 .99875 .99751 .99535 .99182 .98634 .97826	.95165 .93193 .93193 .90735 .84321 .86405 .76079 .71419		. 15836 . 11794 . 10014 . 08472 . 07143
Field Stres 3.6	.00000 .9999 .9999 .9999 .9998 .9998 .99916 .99916	. 99236 . 99236 . 98211 . 98211 . 97401 . 96341 . 96341 . 91340 . 91340		.47719 .43954 .40138 .36497 .33053
Electric fie 2 3.4	00000 00000 00000 00000 00000 00000 0000	. 99979 . 99980 . 99880 . 99880 . 99881 . 99881 . 99881 . 99881 . 99881 . 99881 . 99881	97884 97141 96221 95106 95779 92231 90456 88453 86226	.81149 .78331 .75358 .72253 .69045
Elec 3.2	00000 00000 00000 00000 00000 00000 0000		.99849 .99773 .99666 .99521 .99378 .98757 .98356 .97862 .97862	.96554 .95719 .94753 .93649 .92403
3.0	00000	00000 00000 00000 00000 00000 00000 0000	99995 99987 99987 99989 99989 99989 99893 99893 99887 99889	.99706 .99603 .99472 .99308 .99106
2.8	00000 00000 00000 00000 00000 00000 0000	00000	00000 00000 00000 00000 00000 00000 0000	.99983 .99976 .99952 .99934
2.6	00000	00000	00000	00000
2.4	00000 00000 00000 00000 00000 00000 0000	00000	00000 00000 00000 00000 00000 00000 0000	00000
2.2	00000 00000 00000 00000 00000 00000	00000	00000 00000 00000 00000 00000 00000	000000000000000000000000000000000000000
2.0	00000 00000 00000 00000 00000 00000 0000	00000 00000 00000 00000 00000 00000 0000	00000 00000 00000 00000 00000 00000 0000	
1(0)	20. 20. 20. 20. 20. 20. 20. 20. 20. 20.		100. 1 110. 1 110. 1 120. 1 120. 1 130. 1 140. 1	150. 155. 166. 176. 176.

TDDB: PROBABILITY OF SUCCESS AT 10000. HOURS FOR AREA = 5.50 LOG SQUARE MICRONS

5.0 600000 600000 600000 600 00000 90000 90000 90000 90000 .04257 .02619 .01575 .00928 .00538 .00173 4.8 .06720 .04518 .02983 .01937 .01240 .00783 4.6 .02955 .02048 .01406 .00957 .00443 .00289 .00192 .00035 .00036 .00037 .000015 .00000 .00000 .00000 .00000 .00000 .00000 .00000 .00000 .00000 .00000 4.4 .15146 .1768 .09037 .06867 .05168 .03856 .02854 .02098 .00806 .00580 .00416 .0023 .00151 .00108 .00017 .00017 .00017 .00017 .00017 .00017 .66307 .58606 .50836 .43292 .36221 .29798 .24128 4.2 .43133 .37090 .31516 .26481 .22018 .18128 .14791 .11967 .09608 .00466 .00356 .00271 .00206 .00157 .75436 .69310 .62816 .56159 .49539 .06068 .04779 .03744 .02919 .02267 .01754 .01352 .00797 .95611 .93173 .89938 .85873 .81007 0 Field Stress (MV/cm) 3.6 3.8 .75308 .70116 .64652 .59042 .53412 .47875 .47875 .47875 .37470 .37743 .04069 .03330 .02719 .02215 .01801 .2449 .20911 .17773 .15019 .12624 .10559 .08792 .07290 .06022 .04958 .88183 .84428 .80112 .93839 .91696 .89124 .86122 .82711 .78928 .74824 .70463 .99862 .99736 .99524 .99186 .98676 .97939 .96922 .56564 .51902 .47336 .42920 .38700 .34711 .30977 .27514 .24330 . 18793 . 16426 . 14308 . 12425 . 10759 .99177 .98752 .98773 .97399 .94407 .93651 .93651 .91849 .84672 .81724 .78534 .75137 .71568 .67870 .64084 .60252 .56414 .99999 .99994 .999972 .99944 .99895 .99895 .998813 .48870 .45228 .41708 .38331 .35114 Electric | 3.4 .99943 .99903 .99840 .99745 .99745 .99742 .99142 .99142 .99142 .96992 .96097 .95028 .93773 .92325 .92325 .90679 .86802 .84802 .84802 .84502 .84502 .99991 .99983 .99968 m. .99690 .99559 .99387 .99165 .9883 .98831 .98531 .98101 .97582 .96966 99998 99993 99997 99997 99996 99996 99997 99787 95411 94459 93384 92185 90860 89410 3.0 1.0000 1.0000 1.0000 1.0000 1.0000 1.0000 1.9999 1.9998 1.9998 1.9998 1.9999 1.9999 1.9999 1.9999 1.9999 .99984 .99975 .99942 .99916 .99880 .99832 .99886 .99686 .99289 .99289 .99092 .98854 .98571 ø ٠i 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 99999 99999 99999 99995 99992 99989 99989 .9996. .9993. .99913 .99884. .99848 5.6 00000 99999 99999 79999 99995 4. ď 00000 00000 00000 .00000 .00000 .00000 2.2 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.0000 1.0000 1.0000 1.0000 1.0000 1.0000 1.0000 1.0000 1.0000 2.0 55. 60. 65. 75. 77. 88. 89. 89. 89. 89. 110. 110. 110. 112. 113. 113. **1**(C)

TDDB: PROBABILITY OF SUCCESS AT 10000, HOURS FOR AREA = 6.00 LOG SQUARE MICRONS

5.0	.00078	.00004 .00000 .00000 .00000	00000 00000 00000 00000 00000 00000 0000	000000000000000000000000000000000000000	00000
8.4	.00876 .00499 .00280	.00085 .00046 .00025 .00013	.00000 .00001 .00000 .00000 .00000 .00000 .00000	000000	00000
4.6	.05636 .03695 .02378	.00940 .00579 .00353 .00214 .00128	.00057 .00027 .00016 .00009 .00003 .00001 .00001	00000 00000 00000 00000 00000	00000
4.4	.21285 .15919 .11666 .08391	.05936 .04136 .02844 .01933 .01300	.00573 .00377 .00246 .00166 .00104 .00067 .00043 .00018	.00007 .00003 .00003 .00001 .00001 .00000	00000
4.2	.49717 .41750 .34370 .27768	.22044 .17218 .13249 .10057 .07540	.04104 .02986 .02155 .01545 .01101 .00780 .00551 .00387	.00092 .00045 .00045 .00045 .000031 .000022 .00015 .00007	.00004 .00002 .00001 .00001
4.0	.78301 .71944 .65066 .57916	.50749 .43798 .37251 .31248 .25874	.17123 .13710 .10874 .08551 .06673 .05170 .03981 .03049	.01332 .01003 .00754 .00565 .00423 .00316 .00176	.00072 .00054 .00040 .00030 .00022
.ess (MV/cm 3.8	.94201 .91476 .88032	.79053 .73676 .67877 .61816 .55656	.43651 .38058 .32861 .28115 .23850 .20072 .16768 .11974	07675 06232 05040 05040 03260 03260 02610 01608 01320	.00831 .00658 .00521 .00412 .00325
Str 6	.99090 .98462 .97535	.94495 .92261 .89503 .86217 .82426 .78181	.68635 .63522 .53122 .53122 .48023 .43098 .3411 .34009	26181 22781 19723 16723 16723 16723 16615 10615 10615 10615 10615	.05418 .04552 .03817 .03195 .02671
Electric Field 2 3.4 3.	.99919 .99841 .99707	.99151 .98653 .97949 .96992 .95739	.92207 .89885 .87186 .84123 .80726 .77032 .73092 .68962 .64701	56029 51731 47526 43454 39552 35846 32355 220693 23278	. 20722 . 18394 . 16285 . 14381 . 12672 . 11143
3.2	.99996 .99991 .99980	.99926 .99866 .99769 .99620 .99398	.98640 .98051 .97287 .96319 .95127 .93692 .92000 .90047 .87834	82670 79755 76652 73390 70004 66527 66527 65994 55838	.48939 .45583 .42334 .39210 .36221
3.0	86666 66666 00000	.99996 .99993 .99985 .99973 .99952	.99864 .99784 .99688 .99504 .99279 .98590 .98590 .98778	95825 94764 93535 92134 90558 88808 86889 84810 84810 82580	.77723 .75128 .72446 .69694 .66892
2.8	. 00000 . 00000 . 00000 . 00000	98666 66666 00000 986666	.99992 .99987 .9996 .9996 .9996 .99858 .99790 .99698 .99698	99413 99206 98946 98622 98229 97756 97756 97756 97756 97756	.92895 .91707 .90407 .88998
2.6	00000.00000.00000.00000.000000.00000000	00000	.00000 .00000 .99998 .99997 .99995 .99997 .99980 .99980	99953 99932 99902 99862 99864 99741 99653 99544 99544 995408	.99041 .98801 .98519 .98190 .97809
2.4	00000		. 00000 . 00000 . 00000 . 00000 . 00000 . 00000	999998 99997 99997 99992 99998 99998 99998 99998	.99848 .99848 .99848 .99749 .99789
2.2	00000	00000	. 00000 . 00000 . 00000 . 00000 . 00000 . 00000 . 00000 . 00000 . 00000	26666 66666 66666 66666 66666 66666 66666	.99996 .99991 .99988 .99984 .99984
2.0	00000	000000	.00000 .00000 .00000 .00000 .00000 .00000 .00000 .00000	00000	00000 00000 00000 00000 00000 00000 0000
1(0)	0.00.5	25.03 38.03 5.04 5.04 5.04 5.04 5.04 5.04 5.04 5.04	3.8.3.2.5.8.8.8.8	100. 105. 110. 120. 125. 130. 140.	150. 160. 165. 170.

TDDB: PROBABILITY OF SUCCESS AT 10000. HOURS FOR AREA = 6.50 LOG SQUARE MICRONS

5.0	.00012	00001	00000	00000	.00000	00000	00000	00000	00000	00000	0000	00000	00000		0000	0000	00000	00000	00000		0000	00000	00000	0000	0000		00000
8.7	.00169	.00026	20000	.00002	.0000	00000	00000	00000	00000	00000	0000		.00000		0000	0000	00000	00000	00000	0000	0000	00000	00000	00000	0000		00000
9.4	.01392	.00307	.00107	.00036	.00021	.0000	.00004	.00002	.0000	00000	00000		.00000		00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	0000		00000
4.4	.07109	.02233	00970	.00407	.00261	.00106	.00067	.00042	.00017	.00011	.00007	0000	.00002		.00001	0000	00000	00000	0000	0000	0000	00000	00000	00000	00000		.00000
4.2	.23092 .17817	.10098	.05415	.02779	.01964 .01378	.00961	99900.	.00460	.00217	.00148	.00101	0000	.00032		.00022	0000	70000.	.00005	.00003	.00002	.0000	.00001	.0000	00000	00000		.00000
4.0	.49844	29320	19107	.11852	.07058	.05377	.04067	.03056	.01698	.01258	.00928	.00083	.00367		.00268	.00143	.00104	92000.	.00055	000070	.00022	.00016	.00012	.0000	90000	0000	.00003
ess (MV/cm 3.8	.76669 .70591	57450	44352	32617	.22977 .22977	. 19013	.15600	12701	.08249	.06589	.05236	.04145	.02563		.02006	.01221	67600	.00737	.00572	.00443	.00266	.00206	.00159	.00123	.00095	4,000.	.00045
Field Stres	.92784 .89856 86290	.82115	72236	61079	. 49694	.44216	.39007	.34137	.25571	.21911	18661	13320	.11173		.09333	.06442	.05327	.04393	.03614	.02968	18610	.01627	.01329	.0108	.00 88 6	007.00	.00478
Electric Fie	.98580	.95070 94108	90688	.84454	.80688 .76554	.72120	.67465	.62672	.53001	.48273	.43702	35216	.31367		.27807	21570	.18888	.16481	. 14335	12432	0220	.07990	99890.	.05891	.05046	04480	.03149
3.2	.99827 .99690 .7300	.99143	.98000	.95953	.94502 .92732	.90630	.88193	.85431	. 79023	.75447	71680	47775	.59733		.55698	47812	.44033	.40401	.36939	.33661	27698	.25020	.22545	. 20267	.18181	1/5//	. 12978
3.0	.99987	80866	.99733	.99338	.98567	.97983	.97236	.96303	.93811	.92227	.90410	.88362 86080	.83605		.80927	75081	.71964	.68756	.65484	.62178	.55570	.52315	.49122	60097	.42992	7900 4 .	34623
2.8	.9999	70000	87666	.99933	.99890	.99730	96566	.%*11 %165	.98843	.98432	97918	06276	.95639		.94599	.92057	.90552	.88893	.87083	.85131	80839	.78523	.76112	.73621	71067	.00403	.63171
2.6	00000	00000	6666	9666	.99987	87666.	79666	.99942	99866	.99804	.9719	9002	.99270		.99033	.98386	09626.	.97458	.96872	.96197	.94563	.93598	.92532	.91366	.9009	97,078	.85731
2.4	00000	0000	.0000	.0000	. 99999	66666	.99998	2000 7000 7000	16666	.99985	7,887	\$7000 \$7000 \$7000	.99925	:	. 99893	762.65	.99726	.99637	.99526	.99389	. 99025	.98790	.98514	.98194	.97826	00476	.96409
2.2	7,00000	.00000	.00000	.00000	1.00000	00000.1	00000.1	00000	00000.	66666.	868	8 8 8 8 8	.9995		.888	%%6 %8%	82666	89666	.8956	0,886	99892	.99859	.99817	.99765	.99703	97966	.99433
2.0	00000.1	00000	. 00000	.00000	1.00000	1.00000	1.00000.1	. 00000	.00000	00000.1	00000	00000	.00000		00000	8	8666	86666.	8666	9666	8	06666	.99986	.99981	2887		.99945
1(C)	0,0,0	₹. ₹. ¢	i Ki s	35.	40. 1	50. 1	55. 1	8 8 6 7	20.1	ĸ	8.5	88	8.	:		. 6	115.	120.	125	130.	140.	145.	150.	155.	160.	. 5	. K

TDDB: PROBABILITY OF SUCCESS AT 10000. HOURS FOR AREA = 7.00 LOG SQUARE MICRONS

1.30	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	00000	00000	00000
1.00		00000.	00000	00000
.80	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	00000	00000 00000 00000 00000 00000 00000 0000	.00000
09.	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	77889.7 000000 000000 000000 000000 000000 0000	000000	00000
.50		000000	00000	00000
07.			00000	00000
(MA/cm2) - 5 .30		000000.	00000	.00000
sity (MA.	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	00000 00000 00000 00000 00000 00000 0000	00000	00000
Current Density	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000		00000	00000
Cur	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	000000000000000000000000000000000000000	7.00000 .00397 .00000 .00000 .00000 .00000 .00000 .00000 .00000 .00000 .00000	.00000
.13	1.00000 1.00000 1.00000 1.00000 1.00000	000000000000000000000000000000000000000	00000	00000
.10	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000			.0000
80.	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	000000000000000000000000000000000000000	28800 28900 28900 28900 28000	.0000
90.	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.0000000000000000000000000000000000000	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	.0000
.05	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.00000		.50299
70.	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.0000 1.0000 1.0000 1.0000 1.0000 1.0000 1.0000 1.0000	1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000 1.00000	1.0000
T(C)	20. 20. 20. 20. 20. 20. 20. 20.	8.	186. 187. 187. 187. 187. 187. 187. 187. 187	ξĘ

ELECTROMIGRATION: PROBABILITY OF SUCCESS AT 10000. HOURS

TDDB: HAZARD RATE (x 10E-6) AT 10000. HOURS FOR AREA = 4.00 LOG SQUARE MICRONS

5.0	298 674 674 677 677 677 678 679 679 679 679 679 679 679	368 3.074 3.074 5.151 5.042 7.747 5.601 5.747		000000000000000000000000000000000000000
	851 32. 531 49. 531 49. 532 40. 558 40. 558 67. 558 67. 558 103.	030 121 814 129 814 129 123 146 609 154 967 161 188 169 268 176 204 183 995 190	641 197 143 203 501 209 777 215 778 219 778 220 778 220 778 220 778 203 518 216 518 203 630 999	898 999 501 999 471 999 478 999 515 999
4.8	88. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3.	27. 22. 100. 174. 175. 175.	149. 156. 168. 174. 180. 192. 197.	207. 212. 216. 219. 220. 218.
4.6	.942 1.865 3.340 5.486 8.368 11.989 11.989 26.639 32.460	38.584 44.925 51.411 57.982 77.202 77.782 84.310 90.769	103.427 109.610 115.689 121.659 123.269 138.907 144.434 149.851 155.160	160.361 165.456 170.447 175.334 180.118
4.4	.028 .079 .194 .428 .858 .858 1.574 2.672 4.232 6.310	12.076 19.775 24.242 28.999 33.999 39.186 44.507 44.921	60.884 66.379 77.297 82.691 88.028 93.300 98.501 03.626	13.639 18.523 123.324 28.042 32.676 37.228
4.2	.000 .001 .003 .005 .005 .007 .007 .008 .008 .008 .008 .008 .008	1.594 3.747 5.347 7.325 9.683 12.405 18.826	26.298 30.329 34.506 38.173 47.607 56.568 61.060	70.002 74.432 78.825 83.175 87.477 91.727
4.0	.000 .000 .000 .000 .001 .002	.062 .124 .232 .411 .688 1.669 2.439 3.433	6.169 7.926 9.937 12.192 14.673 17.360 20.230 23.259 26.424 29.703	33.075 36.521 40.025 43.570 47.144 50.735
3.8	000000000000000000000000000000000000000	.001 .002 .004 .009 .018 .035 .067 .119 .202	518 .784 1.145 1.620 2.227 2.981 3.893 4.972 6.221	9.227 10.973 12.870 14.908 17.072
Field Stress 3.6	000000000000000000000000000000000000000	000 0000 0000 0000 0001 0003	.012 .022 .038 .064 .103 .162 .247 .365 .525	1.010 1.354 1.777 2.289 2.896 3.603
1	000000000000000000000000000000000000000	0000	. 000 . 000 . 000 . 001 . 001 . 004 . 007 . 007	.031 .049 .073 .108 .155
Electric 3.2 3.4	999999999999999999999999999999999999999	000.	000	.000 .000 .001 .002 .004
3.0	000000000000000000000000000000000000000	0000	000	000.000
2.8	000000000000000000000000000000000000000	0000	000	000.000
2.6	000000000000000000000000000000000000000	0000	000	000.000.000
2.4	000000000000000000000000000000000000000	000.000	000000000000000000000000000000000000000	000.000.000
2.2	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000	000.000.000
2.0	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000.000.000
1(C)	0 20 20 30 30 30 30 30 30 30 30 30 30 30 30 30	888888888	100. 105. 115. 126. 137. 146.	150. 155. 160. 170.

:	: 5	? 6	82	: 2	24	28	2	20	ኔ	37	: 20	8	8	8	200	S S	7,	8	£3	ള :	: K2	25	ņ	25	55	9	8	8	8	8	: 8	2	2	8	2	2
5.0		•	67.0	٠. •	•	•	•	•	•	•	٠.	•	•	•	13.0 13.0	٠.	•	•	•		• _•	-	219.3	`_•	•	_	∵.	Ţ.		Ţ.	1 7	·		30.06		-•
60	•		326	_		_	_	-	•	•			_		584	_		`_						•	•		•	•	_	844 9	_	_	_	3919	-	
4.8	9	. ×	3	70	48	56.	Ŗ	ż	8	8	R	50.	190	138.	125	132.	139.	3	153	159.		•	178	٠,	•		•	•	•	•			٠.	215.	•	•
4.6			283										-		38	_	_		-		.545	.514	365	8	.712	<u>.</u>	.594	3	נ20.	8	80	838	.559	188	.658	.019
*	٠ .			_								_			_ 83.	_	_	٠.		_ :		Τ.	133	_	_	•	_		_	Ξ	٠.	_	Τ.	8	_	_
4.4	¥	2	1.418	2.48	4.9.	5.14	8.83	% 8	5.88	0.10					45.821							•	0.650		•	•	•	•	•					5.213	. •	•
-											'				-	_		_	_	•			8		•	•	•			•			-	8 145	•	•
4.2	: =	; e	. 06	=	Ε̈́	<u>.</u>	==	86.	2.9	4.35	6.15	8.45	11.12	14.16	17.562	21.25	25.20	% &	33.65	38.15	42.711		2. 8.	-		-	•	•	•	•				101.828	-	•
	: 8	3 8	00	8	8	20	45	26	83	28	•									-	' _		638		-				_	-		_	_	71 1	Ξ	Ξ
. O.4		•		•	٠.	٥.	۰.	9	-	۳.	. 4	-	1.6	5.4	3.464	4.7	6.3	8.2	10.4	12.9			21.6										٠.	61.7	-:	
(MV/c∥ 3.8	· : §	38	8	8	8	8	8	8	ğ	8	070	5	80	145	.251	415	929	88	797	170	843	2	934	569	8	216	416	48	210	8		3	857	659	467	358
ທໍ່	:	•	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	÷	۲,		m	4	.	7.	<u>،</u>	=	₩.	5	8				28.		
Field Stres 3.6	}	3 8	8	8	8	8	8	8	8	8	8	8	<u>.</u>	8	8	<u>.</u>	.022	.03	8	.115	.185	.288	.435	.635	8	.248	8	.222	.87	.637	526	541	88	7.945	.329	.828
ield 3		_		_	_	_	_	_	_	_		_	_	_	_	_	_	_			:					·—	_	~	2	m	· _			_		
		E	8	8	Š	Š	Š	ė.	ś	8	8	8	ŝ	Š	ŝ	8	§.	<u>s</u>	<u>s</u>	8	8	8	.01	.02	8	.05	ş.	.12	<u>8</u>	.27	38	52	2	.930	1.20	1.544
Electric 2 3.4	: 9	2 9	2 9	9	9	8	9	9	9	9		2	9	2	오	8	9	9	9	<u>.</u>	: :	8	9	9	9	=	Ξ	~	Ł	2	: : ⊆	9	.	73	2	. *
3.2	: 8	3 5	80	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	9	8	8	8	9	8	Š	9	: 2	5	8	.035	2	·0
	: 8	3 8	80	8	8	8	8	8	8	8	; : 8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	: :	8	8	00	5	5
3.0		•	. 0	•	٠.	٠.	۰.	۹.	۰.	٥.		٠.	٥.	۰.	٥.	۰.	۰.	۰.	٩.	•	. •	۰.	٩.	٥.	٩.	o.	•	o.	o.	o.	: -			•	٩.	•
60	: 8	3 8	88	8	8	8	8	8	8	000	. 8	8	8	8	8	00	8	8	8	8	8	8	8	8	8	8	8	8	8	8		8	8	8	8	8
2.8		•	•	•	-	•	٠,	٠.	•	•	;	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		• -	•	•	•	•
2.6	: 8	3 8	8	8	8	8	8	8	8	8	00	8	8	Š	8	8	99.	ş	8	8	8	8	8	8	8	ş	ş	Š	8	8	8	8	8	8	8	8
2					_	_	_	_	_	_		_	_	_	_	_	_	_	_	_		_	_	_	_	_`	_	_	_	_	}			_	_	_
2.4		3 5		9	8	8	8	8	8	8	0	8	8	S	9	Š	8.	Ś	ś	<u>Ş</u>	. 00	8	8	ś	8	Ś	ś	Š	Š	Š	} 8	E	8	8	§.	8
	;	.	.			0	0	0	0	0	; . o		0	0		0	0	0	0	0	: . o		0	0	•	0		0	0	0	;	· -		. 0		
2.2	: 8	9 8	8	8	8	8	8	8	8	000	: 0	8	8	8	8	8	8	8	8	8	: 8	8	8	8	8	8	8	8	8	8	: 8	3 8	8	8	8	8
	; 5	2 2	3 2	2	2	2	2	2	2	9	: : 유	2	2	2	2	2	2	8	8	8	; ;	2	2	8	8	8	8	8	8	8	; ;	3 5	3 2	2	8	8
2.0		5 6		5	ĕ.	ĕ.	ĕ	ŏ.	ĕ	<u>8</u>	. 0	ĕ	ĕ	ĕ	ੱ ਹ	ĕ	ੱ ਹ	ਰ.	ਰਂ	ĕ.	. 6	ĕ	ਰ.	ਰਂ.	ਰ	ਰਂ	ĕ.	ŏ.	ō.	<u>خ</u>		. 5	ē	ĕ	ĕ	ĕ
			;		٥	'n.	ė.	5.	Ģ.	45.		Š	9	ič.	ō.	δ.	9	δ.	۶.	ĸ.		<u>بر</u>	<u>.</u>	₹.	Ö.	χ.		δ.	ó.	κ,			9	٠.	6	F.
1(0)	:		-	_	~~	~	~ 1	M	4	4	: 5		4 0	•	~	-	40	40	Ċ,	5	: 2	2	Ξ	Ξ	12	12	=======================================	=======================================	7	7	; ¥	: 4	. 7	2	=	=

TDDB: HAZARD RATE (x 10E-6) AT 10000, HOURS FOR AREA = 4.50 LOG SQUARE MICRONS

5.0	72.499 81.896 91.203 100.377 109.388 118.218)	220.400 218.805 209.999 1189.827 999.000 999.000 999.000	999.000 999.000 999.000 999.000
4.8	39.159 7 55.059 6 55.059 1 56.059 6 57.311 11 11 17 17 17 17 17 17 17 17 17 17 1	225	956 986 986 100 100 716 716	186, 709 23	214.046 99 202.101 99 181.640 99 999.000 99
4.6	14.864 19.930 25.591 25.591 28.1718 24.999 24.999 58.779	717 889. 709.	90.450 99.214 99.868 106.488 119.1827 119.1827 119.1328 113.239 113.239	143.023 18 148.680 19 154.212 19 159.622 20 170.082 21 170.082 21 170.07 21 180.07 21	194.177 21 198.619 20 202.905 11 206.998 99 210.836 99 214.319 99
4.4	3.056 7.428 7.428 10.549 14.274 18.536 23.253 28.341	312	270 270 270 270 270 270 263 263	102.755 14 108.154 14 113.457 15 118.661 15 123.766 16 123.681 17 133.681 17 138.491 16 143.205 18	152.350 15 156.784 15 161.127 20 165.382 20 169.551 21
4.2	. 260 . 536 1.010 1.760 2.862 4.377 6.344	557 88 533 533	26.890 26.890 31.365 60.767 45.615 45.615 50.515 60.375	65.294 10.70.186 10.75.038 17.79.842 11.79.842 11.79.842 11.79.842 11.79.893.898 13.898.449 13.898.449 13.898.449 13.898.449 13.898.449 13.898	111.669 11 115.928 11 120.112 10 124.221 16 128.257 16 132.220 11
4.0	.008 .022 .052 .116 .236 .447		8.050 8.050 112.971 15.864 19.005 22.360 25.897	33.386 37.282 41.245 45.254 49.292 57.393 61.432 66.451	73.398 1 77.315 1 81.189 1 85.016 1 88.793 1 92.520 1
s (MV/cm 3.8	.000 .000 .001 .003 .007	264.	1.147 1.709 1.709 2.452 3.386 4.559 5.949 9.412	11.470 13.726 16.164 18.765 21.507 24.371 27.338 33.389 33.509	39.895 43.135 46.392 49.657 52.922 56.180
ld Stres: 3.6	000 000 000 000 000 000		.053 .063 .111 .188 .305 .476 .715 .11041	2.012 2.686 3.502 4.466 5.582 6.851 9.836 11.539	15.319 17.374 19.525 21.760 24.068 26.439
tric fie 3.4	000000000000000000000000000000000000000	86.6			3.209 3.938 4.765 5.690 6.712 7.830
Elec 3.2	000000000000000000000000000000000000000	800	999999999999999999999999999999999999999	.006 .006 .011 .018 .028 .044 .087	.280 .381 .509 .668 .863 1.098
3.0	000000000000000000000000000000000000000	88 8		900000000000000000000000000000000000000	.009 .014 .020 .029 .042
2.8	000000000000000000000000000000000000000	80.00		8.	999999999
2.6	888888888888888888888888888888888888888	000	888888888888888888888888888888888888888	88888888888	99999999
2.4	88888888	000	800000000000000000000000000000000000000	8.6.6.6.6.6.6.6.6.6.6.6.6.6.6.6.6.6.6.6	000000000
2.2	9999999	88	800000000000000000000000000000000000000	8.	000.000.000
2.0	99999999	000		00.00.00.00.00.00.00.00.00.00.00.00.00.	000000000000000000000000000000000000000
1(C)		45. 50.	3.25.6.8.8.2.6.5.	100. 105. 110. 120. 120. 130. 140.	150. 155. 166. 170.

TDDB: HAZARD RATE (x 10E-6) AT 10000. HOURS FOR AREA = 5.00 LOG SQUARE MICRONS

5.0	2.243 2.425 2.425 2.186 2.744 2.100 2.100		3.018 5.551 3.002 3.002 5.859 5.859	2222222222	88888
	25 128 28 128 28 128 128 128 128 128 128 1		2013 2023 203 213 204 218 20 220 20 220 20 218 20 210 20 210		& & & & & & & & & & & & & & & & & & &
4.8	65.009 73.400 81.733 89.867 98.072 1113.824		163.491 169.893 176.129 1182.199 188.100 193.824 199.349		999.000 999.000 999.000 999.000
9.7	35.460 42.371 49.477 56.693 63.951 71.197 78.393		125.700 131.919 137.996 143.933 149.733 155.396	166.324 171.595 171.595 181.756 181.756 191.409 196.034 200.505 204.795 208.857	212.607 215.913 218.555 220.192 220.296
4.4	14.050 18.531 23.517 28.908 34.607 46.604		89.509 95.389 101.169 106.844 112.411 117.868 123.214	128.450 133.575 138.591 143.499 148.302 153.001 157.598 162.095 170.798	175.008 179.125 183.150 187.082
4.2	3.283 5.065 7.369 10.199 113.526 17.300 21.459		56.288 61.533 66.758 71.946 77.083 82.160	92.104 86.961 101.737 111.036 115.558 117.935 124.347 128.615	136.902 140.924 144.866 148.730 152.518
4.0	.367 .693 1.217 1.999 3.094 4.546 6.379 8.599	11.192 14.133 17.386 20.909 24.660	28.597 32.681 36.877 41.154 45.485 49.848 54.223	58.594 62.948 67.274 71.564 75.810 80.006 84.149 88.235 92.261	100.126 103.964 107.738 111.447
3.8	.018 .041 .080 .180 .180 .337 .591		10.027 12.366 14.936 17.714 20.673 23.786 27.028	30.375 33.805 37.288 40.836 47.988 51.577 55.161 58.733	65.811 69.306 72.767 76.190 79.573
Field Stre.	.000 .001 .003 .016 .033	. 372 . 372 . 578 . 598 . 1.363	1.947 2.692 3.612 4.718 6.015 7.503 9.176	11.025 13.039 15.203 17.502 19.921 22.443 25.054 27.739 30.484 33.277	36.107 38.965 41.840 44.726 47.615
Electric Fit 2 3.4	000 000 000 000 000 000 000 000	810 810 750 750 750	275 275 275 422 624 896 1.251	2.254 2.923 3.713 4.630 5.675 6.846 8.142 9.558 11.087	14.453 16.273 18.174 20.144
3.2	800000000000000000000000000000000000000	600	.007 .012 .021 .036 .059	.213 .310 .439 .607 .821 1.089 1.416 1.809 2.273 2.813	3.431 4.131 4.912 5.775 6.719
3.0	8.00.00.00.00.00.00.00.00.00.00.00.00.00	88 888	000 000 000 000 000 000 000 000	.009 .014 .022 .035 .035 .037 .111 .156 .236	.391 .513 .663 .1.058
2.8	88888888	88 88	88888888	999999999999999999999999999999999999999	.019 .028 .039 .054
2.6	88.000.000.000.000.000.000.000.000.000.	000	88888888	999999999999999999999999999999999999999	00.00.00.00.00.00.00.00.00.00.00.00.00.
2.4	886000000000000000000000000000000000000	88 888	88888888	8 8 8 8 8 8 8 8 8 8	99999
2.2	888888888888888888888888888888888888888	000	88888888	988888888888888888888888888888888888888	96999
2.0	900000000000000000000000000000000000000	000	800000000000000000000000000000000000000	000000000000000000000000000000000000000	999999
1(0)		\$ 22. \$ 25. \$ 25.		100. 110. 115. 120. 120. 130. 140.	150. 160. 170.

TODB: HAZARD RATE (x 10E-6) AT 10000. HOURS FOR AREA = 5.50 LOG SQUARE MICROMS

5.0	5.712 4.427 4.427 11.143 9.148 6.922 8.922 11.786	22.253 3.890 3.890 3.890 6.247 8.247 8.258 8.539 9.000	000000000000000000000000000000000000000	8 2 2 2 3 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
60	2,463 125 3,895 142 3,897 142 5,597 159 1,597 169 5,525 174 5,527 189 5,637 189		2.566 999 3.017 9999 3.017 9999 3.000 999 3.000 999 3.000 999 3.000 999	9.00 999 9.00 999 9.00 999 9.00 999
9	566 92 6511 108 6511 108 116 649 139 1550 146 887 163		450 219 285 220 470 210 762 195 775 999 449 999	319 999 1184 999 1318 999 1000 999
4	28 5 3 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	132 132 133 134 135 135 135 135 135 135 135 135 135 135	188 193 197 202 205 214 217 219 220	213 215 215 215 215 215 215 215 215 215 215
7.7	34.850 47.121 47.549 54.064 60.611 73.638 86.396		153.264 153.264 162.738 167.310 176.138 180.397 184.553 188.553	196.396 200.117 203.705 207.136 210.374 213.363
4.2	15.046 19.279 23.915 24.075 39.454 44.951 50.519 51.716		18.892 23.537 22.537 32.537 32.895 45.334 45.334 49.420 57.332	164.912 164.912 168.581 172.174 175.690 179.131
4.0	4.220 6.139 8.512 11.326 14.545 22.009 26.146 30.483	572 245 698 430 143 430 430 430 430 430 430 430 430 430 4	86.014 90.402 94.717 98.959 103.127 107.218 111.235 119.042 119.042	126.553 1 130.200 1 133.776 1 137.283 1 140.721 1
S (MV/cm)	.650 1.116 1.802 2.735 4.010 5.590 7.594 7.75 7.75 7.75 7.75	205 498 498 5588 320 138 019 940 833	55.779 53.608 63.608 67.307 75.037 75.832 78.832 78.550 86.156	93.262 11 96.731 11 100.143 11 103.498 11 110.039 14
ld Stress	.050 .103 .197 .355 .604 .974 .1.497 4.253	5.628 7.242 9.089 11.157 113.431 15.890 18.513 22.1278 24.164	30.215 33.344 35.520 39.730 46.202 46.202 55.964 55.964	62.289 65.441 68.563 71.650 77.717
tric Field 3.4 3.	.002 .005 .010 .045 .085 .153		12.132 16.143 18.14 18.314 22.922 25.333 27.801 30.314	35.439 38.034 40.640 43.253 45.866 48.474
Electric 3.2 3.4	.000 .000 .000 .002 .004 .008	.087 .142 .225 .344 .510 .731 1.389 1.389 1.845	3.053 3.817 5.679 6.777 7.982 9.290 10.695 13.773	15.430 17.157 18.944 20.786 22.675 24.604
3.0	999999999999999999999999999999999999999	.007 .007 .012 .022 .036 .038 .038 .038	.411 .563 .757 .997 1.639 2.559 3.076 3.693	4.383 5.145 5.978 6.881 7.852 8.887
2.8		.000 .000 .000 .001 .001 .007	.027 .041 .061 .088 .125 .173 .236 .315 .415	.686 .864 1.074 1.318 1.600
2.6	900000000000000000000000000000000000000	900000000000000000000000000000000000000	.001 .002 .004 .006 .009 .013 .019	.053 .073 .097 .129 .167
2.4	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000 000 000 000 000 100 100 100	.002 .004 .006 .009 .012
2.2	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	99999999
2.0	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	666.6666666666666666666666666666666666
T(C)	0 v 0 7 5 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9		100. 110. 115. 120. 130. 140.	150. 155. 166. 170.

TDDB: HAZARD RATE (x 10E-6) AT 10000. HOURS FOR AREA = 6.00 LOG SQUARE MICRONS

;_	; ;	677	87	8	34	7,5	<u>ک</u>	¥0	8	<u>*</u>	5	22	26	7	7	8	8	8	8	8	8	8	8	8	8	88	3 8	3 8	3 :	8		8	8	8	88	3
5.0				•				•		213.2	. •	_•	_•	-	•		٦.	_	٠.	8	٠.		% %	٠.	_* .	٠.	٠.	٠.	•	٠.		٠.	٠.	.•	& 8	•
	-	•	_	-	-	•	-			88						-	-	-	-	152 9		_	900	•	_	•	•	•		•	. •	_	•	•	8	
4.8							•			. E		•	. •	•	•		•	•	•			•		_•	⁻•	_•	_•	· ·	⁻•	Ţ•	8	· _•		_•	_	•
	9	3 3	15	269	Ž	79	8	38	92	456		_											-	-	-	_		-	_	-	: 0	_	-	-		
4.6	1 .	8		•	•	•	•	•	•		•	•	•	•	•	•	88	•	•			•	214.5	•	•	•	•	•	٠	•		٠.	•		8.8	•
		265	8	. 792	. 52	. 22	26 26	<u>2</u>	:	26.1	, 01,	88	820	&	&	8	042	2	8	82			38					-			_	_	-	-	463	
4.4	1	8		•		•	•		•		•	•	•	•		•	156.0	٠.		•			183.		•	•	•	•	•	•		• •	•	•	220.4	•
		2	8	32	<u>5</u>	25	228	<u>5</u>	3	239	٠.	-	-	•	-	•	•	_	•	•					-		•	•	-							-
4	•	40,		•	•		•	•	•			•	•		•		124.2	•				•	151.	•	•	•	•	•	•	•	٠.	• •	_•	-:	<u>8</u>	
	. 8	2 2	8	23	34	8	2	202	8	, 107													846									•	•	٠.	346	
ے ۲۰۰		200					•	•					•				-						19.	•	•	•		•	•	•			•		63	•
		403	20	ž	8	745	71	8	317	چ :	88	2,5	781	20	15	8	82	182	20	Ž	919	=======================================	430	<u></u>	8	324	چ ا	2	3	57 ,	07	9	39	33	378	8
3.8		7.	8.	12.6	15.8	4	22.5	26.	8	×		٠.		٠.	٠.		2		` .	-	, ,		86	•		•	•	•	•	•				•	31.3	•
Stress (MV.		1.707	17.	5	19	324	321	83	518	2	319	437	593	2	515	334	298	8	3	, 02	80	24	130	225	137	282	33	236	ž	8	1.5	2	2	. 32	077	262
Field 9	•	_	2	m	Š	·.	æ	=	۳.	2	6						36						6.	•		•			•			2		. •	2	•
. <u></u>	· : <u>:</u>	224	8	ķ	11	250	7	23	114	%	3	551	433	861	28	8	613	556	33	754	699	8	38	334	564	520	252	2	=	332	. 80	8	539	671	526	66
3.		• ` `	. " ;	•	-	-	۲.	w.	4	2	9	80	6.	12.	7	17.	9.	25	7,	27.			36											•	٦	
Electric 2 3.4		910	032	85	112	192	314	767	246	. 84	532	860	25	631	613	742	919	435	987	992	458	357	349	453	269	3	032	330	<u>8</u>	017		92	8	261	<u>ج</u> ا	354
m		τ,	. ~	٠,	•	•	•	•	•	-	-	~	۲;	m	4	δ.	7.	φ,	o.	=			1	-					-	_					44	
		96	5	003	200	013	025	944	ξ.	.123	194	596	437	627	873	9	581	057	623	58 7	. 770	903	862	919	8	310	9	040	217	2	: 77	320	022	292	543	351
3.0			. ~	٠.	٠.	٠.		٠.	٠.	•	•	•	•	٠.	•	-	-	~	~	M	7	4	8		<u>α</u>			2							23	
			8	000	8	8	<u>8</u>	005	Š	200	013	023	037	8	260	138	202	88	Ş	246	. 22	8	225	220	930	371	873	430	20	28		200	234	178	177	230
2.8		. ~	. ~	٦.	`	٦.		٠.	٠.	-	٦.	٠.	٦.	٦.	٠.	•	•	•	٠,	-:		, -,	-	-	-	~	N	m	4	4			7	æί	٠,	9.
	: 8		8	8	8	8	8	8	8	00 :	90	8	005	9	98	8	014	022	033	020	: 22	103	144	197	\$	349	424	58	3	916	127	322	651	896	325	716
2.		, -,				٠.	•	•	٠.	- ;	٠.	•	•		•	٠.	٠,	٠.	٠.	•	1	• •		•	•	•	•	•	•	•	-	<u> </u>	-	<u>-</u>	٠ <u>٠</u>	2
4	: 8	38	88	8	8	8	8	8	8	8	00	8	8	8	8	8	9	8	200	200	<u> </u>	8	8	014	050	028	039	054	03	860	120	167	214	271	339	420
2.4	!	•	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		•	• •	•	•	•	•	•	•	•	:	•	• •	•	•	•
5	: 8	38	88	8	8	8	90	8	8	000	000	8	8	00	80	8	00	8	8	8	: 6	88	88	9	9	9	005	003	Š	90	: 8	3 5	015	050	027	036
2.2		•	• •	•	•	•	•	•	•	•		•	•	•	•	•	•	•	•	•	:	•	• •	•	•	•	•	•	•	•		•	• •	•	•	•
	: 8	38	800	00	8	8	8	00	00	000	000	00	00	8	00	00	00	00	00	8	: 6	88	88	8	8	8	8	8	8	8	: 8	3 5	8	9	00	005
2.0		•	. ~		٠.	٠.		-	٠.	•		· -•	٠.	٠-	٠.	٠.	٠.	٠.			-	•		-	-	•	•	٠.	•	•		•	• -	• •	•	•
(0)				5.	20.	22	30.	35.	4 0.	45.	50.	55	કું.	65.	2	ĸ	8.	85.	Š.	κ.	: : e	S	; e	15.	20.	ς.	æ.	32.	40.	45.	; ;		. 9	65.	20.	ĸ.
; =	;				_	_			-		,		•	_			~	_	-	-	; =	-	-	_	_	_	₹	_	_	_	}	- +		_	_	-

TDDB: HAZARD RATE (x 10E-6) AT 10000. HOURS FOR AREA = 6.50 LOG SQUARE MICRONS

5.0		.620					•		•	• •	•				8		_•			• •	٠.	٦,	٦.		٠.		•			1	• _•		· -	88
-		3 169					_	_	_	_			-		& 9	_	Τ.	-	_ :	_	-	•	_	-	-	8	_	_	-	-	-	-		8
8.4	1	39.823	•	•	•	•	•	•	•			٦.	٠.	-:	220.396	٦.	~, `	•	-, -				_•	Ξ• .	∵.	٠.	• _	٠.,	999.000	•	• •		<u>.</u> • .	%.000 .000 .000 .000
-	•	26 26 27 28 28 28 28 28 28 28 28 28 28 28 28 28				-	_	_	Ξ,	- '			_	_	470 22						•	•	•	•					900			•		88
4.6		70.5					•		•			٠.	•	•	186	•	•	•	-		٠.	٠.		•	•	•	•		ō. &			٠.		8.0
•		986	727	371	862	197 1	373	386	792	973		_		_	898			-		_		•	•		-	_	_	_	897	_	•	_		80
*		ස 8	કે ક	103	8	116.	122.	128.	134	139.	145.	150.	156.	161.	3	17.	ξ.	<u></u>	£ 5	9	193	197.	201.	202	8	216.	217	219	220.	210	217.	212.	50%	8
2		235	- 5	17	124	.126	014	.782	426	576	.333	596	.733	747	638	410	8	809	0.59	2	.581	269	.714	633	854	2 2	3 5	821	1.		557	564	421	546
*	Ì	5.	8	2	8	88	8	8	50	2	116.	121	126.	131	136	141	146	5	5 5	2	163	167	7	<u>ار</u>	2	3 4	<u> </u>	193	197	9	202	200	8 5	214
0		92.	•										•	٠,	.718	•	•		•	. ,	٠.	٠,	٠.		•	•	• ``		.07	,	• - •	•	•	.745
Œ 7	•	* °		_		_	_			•				•	107	_	•	_ `	- •	- '	_	_	_	- '	- :	5,4		•	_			-	- •	
3.8		17.338	•			٠.		٠.				-	•	-	0.10	•		٠.	•			⁻.	•	-:	•	•			7.330				•	5.692
ress	;		•		_	,-,	_	•		•									•	<u> </u>		_	_	- 1	_ •			•	7 137			_	- •	8 155
ield St 3.6		6.433							31.020			٠.	٦.	٠.	54.616	-:	٠. ٠			٠	٠,		•	•	•	2.8	•		108.387				•	126.208
·	:	25	2 8	629	8	926	110	278	25	: 11	229	2	239	38	265	858	151	762	<u>و</u> و	}	398	682	941	169	ž	72	2 6	745	15.	: 5	267	416	218	833
Electric 2 3.4	:	٠. ر	ir	4	6	7	5.	12.	7;	17.			•		32.				•		52.	55.	58	3;	\$	8 5	2	1	80.			•	•	. 6
Ele 2	}	.242	?	050	508	146	25	938	Ξ!	472	710	23	624	629	829	117	204	8 8	552	2	789	727	183	8	637	90	2 2	204	182	0.20	22	679	959	708
: m	į	•	•	· -	-	۲,	∾	m	ν,	ا ف	κ ο	o.	Ë	₩.	₩.	₩.	ຂູ່	;; ;	Si S	8	30.	33.	36.	8	Ţ:	4 6	0,7	52	55.		. 8	63	\$ 55	88
5.0	1	.022	3.6	135	.225	.359	.549	.81	1.158	 	2,162	2.839	3.644	4.581	5.650	5.849	£ :	.621	3.3	3									3.063					5.276
	1	- r	^ v	· -		9	_	_	0	.	~	_		_	0	9	- -	- (- ÷	-						י קא				٠.		•	-	- 80
2.8	:		3 8	9	8	€.	ક	₽.	2:		8	.52	ĸ.	8.	1.330	1 2	2.5	2:	4.44		5.03	5.98							16.151					25.918
	; ;	88	3 8	8	5	05	z	20	5	022	36	22	8	듄	5	7	92	유	بر جو	; ;	35	32	8	2	:	֓֞֞֞֝֞֞֞֞֝֞֞֞֞֞֞֞֞֞֞֞֞֞֞֜֞֞֞֜֞֞֞֜֞֜֞֜֞֞֜֞	;	S 150	814	1				422
2.6		o. 6	-	. 0	٥.	۰.	۰.	٥.	۰.	۰ :	0	٥.	ë.	Ξ.	Ţ.	?	M, I	,	o e	٠ :	_	1.4	1.7	٠ <u>٠</u>	9.	- h	, 4	5.0	5.8			8.3		
. 4		88	38	88	8	000	8	8	5	5 :	200	8	8	99	910	925	038	920	3 :	<u>:</u>	155	210	580	267	53	9 K	3 %	143	383		3	306	85	. 555
2.4		•	•	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	`-	÷.	-		~	۰. د	ų ų
2.2		88	§ §	80	000	900	900.	<u>00</u>	8	000:	900.	000	900	<u>00</u> .	.00	.00	.002	.004	900.	3 :	.013	.018	.026	.037	105	<u> </u>	121	157	.201	365	319	.3%	¥.	.786
	;	0	.	9	9	0	0	0		;	0	0	0	0	0	0	0	0 (.	; • •	_	_	_	~ :	w .	n r	. 0	, pa	_		· -	0	~ ^	
2.0		8.8	3.8	8	8	8	8	8	8	8 ;	8	8	8	8	8	8	8	8.8	8 8	3	8	8	8	8	8 8	3 8	Š	3 5	9.		9.6	8	8 9	
	1		n <u>-</u>	, r	ģ.	δ.			.	ر ب	0	ίζ.	8	ıς.		ĸ.	ġ.	د		: : ځ		ٽ.	٥.	۲,	٠			; 6	٦.	;		.	بن د	<u> </u>
160			-	_		, ,	~7	٦,	4.	7	·	'n	9	•	~	_	∞ (60 (У	* ;	10	2	Ξ	= :	2	7 5	2 12	2 2	1,	1	. 5	9	9;	1

TDDB: HAZARD RATE (x 10E-6) AT 10000, HOURS FOR AREA = 7.00 LOG SQUARE MICRONS

Current Density (MA/cm2)	999.000 999.000 999.000 999.000 999.000 999.000
Current Density (MA/cm2) 17	999.000 999.000 999.000
Current Density (MA/cm2) 17	\$
Current bensity (MA/cm2) 17	
Current bensity (MA/cm2) 17	3888
Current Density (MA/cm2)	888
Current Density (MA/cm2) 17	8888
Current Density (MA/cm2) 17	
Current Density (MA/cm2) 17	888
17	
Current Density (MA/cm2 17 20 25 37 37 20 25 37 37 20 25 37 37 20 25 37 37 20 25 37 37 20 25 37 37 20 25 37 37 37 37 37 37 37 37 37 37 37 37 37	888
22	3888
22	888
22	8888
22	
22	4 4 4 4
22	
888888888888888888888888888888888888888	888
_ 🕶	888
	3888
868 888	
- (🗘)	5 8 8 8 8 8 8 8
	8888
	172.5 8%.0 8%.0
	9883

9 8888888888888888888888888888888888888	8888
[5] 0,45494949434 38,82,64,88,88 58,54,57,58,84,34 38,54	352

ELECTROMIGRATION: HAZARD RATE (x 10E-6) AT 10000. HOURS

APPENDIX E

MEMORY LIFE TEST DATA

FNECHNSM	* * * * * * * * * * * * * * * * * * *			1 IONCONTAM, 7		2 OXIDE BRKDUN	4 10NCONTAM, 7				1 ASSY ERROR														••											O ACCV EDDOG	C Abbi Enguer
FDESC	4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4			?, 1 RETENTION		٤٠ ٤	7,7,7,7, 1 RETENTION				1 SHORTED WIRE														- ALFAKAN			1 ACFUNC									2 SMUKIED WIKE
MFAIL	-	-	-	2	0	~	\$	0	0	۰.		. 0	. 0	0	0	0	0 0	,		. 0	0	0	0	۰.			. 0	_	0	0	0	0	0	0	0 0	. .	,
NTEST	• • •							20	87	20	ş 5	8	5	<u>\$</u>	53	S.	S 8	֓֞֞֝֞֜֝֞֜֜֝֓֓֓֓֓֓֓֓֜֜֜֜֓֓֓֓֓֓֓֡֜֜֜֜֓֓֓֓֡֡֜֜֜֡֡֡֓֜֜֜֡֡֡֓֡֓֡֡֡	3 5	5	<u>5</u>	5	2	2 5	3 5	8	100	8	76	ድ	S	0,7	S (20	S S	2 5	2 5
DEVHRS	7.72ES	6.84E5	6.58E5	1.26£6	7.73£6	1.49E6	3.29£6																														
BUR	: : : :							1000	1000	995	3 5	9	900	000	000	8	8 6	3 5	3 6	90	000	000	900	8 5	3 5	900	1000	1000	1000	1000	1000	90	90	1000	000	3 5	3 5
¥	\$	ž	Z	87	87	87	87	8	\$	2 3	3 3	87	8	87	8	8	%	9 4	3 2	8	88	88	8	8	8 \$	3 \$	8	æ	8	8	ઢ	8	83	83	83	3 6	3
TEST	1250L1FE	1250L1FE	1250L1FE	1250LIFE	1250L I FE	1250LIFE	1250LIFE	DHTL I FE	DHTLIFE	DMTLIFE	DMILIFE DMI 166	DHTLIFE	DHTLIFE	DHTL 1 FE	DHTLIFE	DHTL I FE	DMTL 1FE	DATE FOR	DATLIFE	DHTL 1FE	DHTLIFE	DHTLIFE	DHTL 1 FE	DMTLIFE	DATE LEE	DHTL 1FF	DHTL IFE	DHTL IFE	DHTL 1FE	DHTL I FE	DHTL1FE	DHTLIFE	DHTLIFE	DHTLIFE	DHTLIFE	DRILLIFE	DHILIPE
ECH	7. 1. 1.								_	_	FUSE MICE	_	_	FUSE NICL	_	-		FUSE MICE			FUSE MICE	_	_	FUSE NICE			_	_	FUSE NICL			_	_	_	FUSE NICE		TUSE MICE
ARRAYTECH	FLGATE	FLGATE	FLGATE	FLGATE	FLGATE	FLGATE	FLGATE 5V				Nicr P													Nicr F								<u>ن</u> :	ن ز	يَ إِن	Nicr F	֓֞֝֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓
WBITS	¥	16 <u>K</u>	%	3 6	16	¥	% %	262	1832	1832	1842	1842	1852	1852	1928	1928	1928	1028	1928	1928	1928	1928	1928	1928	1028	1928	2618	26	2011	2016	3360	3552	3552	3552	3552	3555	2000
TECM	SOM-	SOM-	SOM-	SO#N	SOM	SOMM	SOM	Ħ	Ĕ	Ē i	i E	1	11	11.	11.	ij	Ĕ:	į	ĔĔ	11	ij	11	11,	≓ E	i E	É	1	Ξ	111	11	11	11	Ĕ	11°	ĔĒ	- -	- -
PARTNUM	2816A	52813	52833	X2816A	X28168	X2404	X2864A	825103	825101	82S101	625155 PI 5153	PLS153	PLS153	PLS153	82S100	82S100	825100 825100	923100 PI 5100	PLS100	PLS100	PLS100	PLS100	PLS100	PLS100	PL 5100	PLS 100	PLS173	PLS151	PLS159	PLS157	825167	82S105	82S105	82S10S	82S105 82S105	025105	025103
TYPE	EEPROM	EEPROM	EEPRON	EEPRON	EEPRON	EEPROM	EEPROM	FPGA	FPLA	FPLA	FPLA FPLA	FPLA	FPLA	FPLA	FPLA	FPLA	FPLA	¥ 103	FPLA	FPLA	FPLA	FPLA	FPLA	FPLA	FPLA	FPLA	FPLA	FPLA	FPLS	FPLS	FPLS	FPLS	FPLS	FPLS	FPLS	0.00	21.0

TYPE	PARTNUM	TECH	NB1TS	ARRAYTECH	=	TEST	¥	DO.	DEVHRS	NTEST	MFAIL	FDESC	FMECHNSM
FPLS	82S105A	E	3552	NICL FUSE	E NiCr	DHTLIFE	\$	1000		20	_	1 OPEN WIRE	1 DEFECT WIREBOND
FPLS	PL S 105	11	3552	NICL FUSE		DHTL I FE	8	0001		8	0		
PROM	82HS641B			FUSE	FUSE	HTOLIFE	87	90		8	0		
PROM	P/N27c256	CHOS	256K	FLGATE	FLGA	1250L I FE	87		1.2965		0		
PROM	P/N27C256	CHOS	256K	FLGATE 12.5v	FLGA	1250L I FE	87		9.53E5		2	4 GROSSFUNC, 1 LEAKAGE	7, 7
PROM	10149	<u> </u>		<u>:</u>		SHTLIFE	8	0001		95	0		
PROM	10149	ם				SMTLIFE	8	0001		50	0		
PROM	P27128A	SOM	128K	FLGATE	FLGA	1250L I FE	ž		8.51E5		0		
PROM	P27128A	SOM	128K	FLGATE	FLGA	125VOL 1FE	87		4.68E6		7	1 SPEED, 1 MBCG, 3 MBCL, 2	7, 7, 7, 7
		9		12.5v	2		2		1000		•	SBCL	
5	P2/128A	5		12.5v	3		ò		1.0365		-		
PROM	P27256	SOM	256K	FLGATE 12.5V	FLGA	1250LIFE	87		3.54E6		s 0	2 SBCL, 3 DECODE, 2 SBCG, 1 MBCG	7, 7, 7, 7
PROM	P27256	SOM	256K	FLGATE FLGA	FLGA	6.5volife	87		4.75E4		_	1 SBCL	٠
PROM	P2732A	SOM	32K	FLGATE 2	1VFLGA	1250LIFE	ž		3.47E6		4	1 TY DECODE, 3 RSB CHARGE	7,7
PROM	P2764A	SOM	% %	FLGATE	FLGA	1250L I FE	ž		8.94E6		0		
PROM	82HS187A	11		FUSE	FUSE	HTOL I FE	8	000		901	0		
PROM	B2HS641	ĭ		FUSE	FUSE	HTOL I FE	8	000		8	0		
PROM	B2S114	Ħ		FUSE	FUSE	DHTLIFE	2	000		63	0		
PROM	82S115	ĭ		FUSE	FUSE	DMTL 1 FE	8	8		20	0		
	B2S115	Ĕ i		35 E	FUSE	DMTLIFE	5 3	9 9		٥ ک			
	825115	<u> </u>		TUSE FIRE		DAILIPE MTG 166	3 &	3 5		⊋ ૪	,		
	B2S141	<u> </u>		E SE	E SE	DATLIFE	\$	8 8		8 8	. 0		
PROM	B2S167	I		FUSE	FUSE	DHTLIFE	ಹ	000		20	0		
MOM A	82S167A	11		FUSE	FUSE	DMTLIFE	ž	000		7.	0		
	625191	ĔĒ	<u> </u>	FUSE	FUSE	DATL IFE	2 2	900		7 Y	0 0		
000	R2S191	έ≓	<u> </u>	FUSE	FUSE	DMTLIFE	8	00		: S	. 0		
PROM	B2S191	Ħ	3	FUSE	FUSE	DHTLIFE	ಹ	900		20	0		
PROM	825191	ĭ	¥	FUSE	FUSE	DHTLIFE	ž	8		8	0		
PROM	B2S191	E i	Ž	FUSE	FUSE	DHTLIFE	ا 3	000		<u>8</u> ;	0 (
PROM	82S191	Ĕ i	₹;	ESE E	E SE	MTOLIFE	20 8	88		- §	-		
	025191 8261014	=	<u> </u>	1035		AUT. ICE	8 2	3 5		3 5	,		
0	B2S191A	<u>:</u> =	<u> </u>	FUSE	5 E	DMTLIFE	8	8 8		, <u>8</u>			
PROM	82S191A	Ħ	¥	FUSE	FUSE	DMTLIFE	3 2	90		5	0		
PROM	825191A	II	₹	FUSE	FUSE	DHTLIFE	<u>چ</u>	1000		8	0		
P. 04	825191A	ĔĒ	žž	FUSE	FUSE	DATL 1FE	و ج	900		88	- c	1 PARAM FAIL	~
	A25191A	≓	<u> </u>	FISE S	FISE	OHTI (FE	3	000		: 8	۰ م	2 ITMIT FAILURES (ICC MARG)	•
PROM	8251918	Ĕ	7	FUSE	FUSE	DHTLIFE	26	1000		66	0		

TYPE	PARTNUM	TECH	NBITS	ARRAYTECH	_	TEST	X	DUR	DEVHRS	MTEST	HFAIL	FDESC	FMECHNSM
PROM	8251918	11	¥	FUSE	FUSE	DHTLIFE	: 2	1000	,	8	0		
PROM	8251918	1	ž	FUSE	FUSE	DHTL 1FE	8	000		8	~	2 PARAM (MARG ICC)	~
PROM	825126A	11	¥	FUSE	FUSE	HTOL I FE	8	90		8	0		
PROM	82S129	11.	¥	FUSE	FUSE	HTOL I FE	87	<u>6</u>		5	0		
PROM	82S129	11	¥	FUSE	FUSE	HTOL I FE	87	1000		ድ	0		
PROM	825129	111	¥	FUSE	FUSE	HTOL I FE	28	0001		3	0		
PROM	825129A	II	¥	FUSE	FUSE	HTOL I FE	87	000		8	0		
PROM	825129A	11	¥	FUSE	FUSE	HTOL I FE	87	000		8	0		
PROM	825129A	11	¥	FUSE	FUSE	HTOLIFE	28	900		5	0		
PROM	82S129A	111	¥	FUSE	FUSE	HTOL IFE	2	000		5	_	1 AC PARAM	٠
PROM	825185	11	¥	FUSE	FUSE	HTOLIFE	28	000		165	~	2 ACFUNC SLOPATT	~
PROM	82S185A	111	¥	FUSE	FUSE	HTOLIFE	2	0001		150	0		
PROM	82S123	11	256	FUSE	FUSE	DHTLIFE	28	90		20	0		
PROM	62S123	11	256	FUSE	FUSE	DHTLIFE	83	000		20	0		
PROM	825123	Ħ	256	FUSE	FUSE	DHTLIFE	2	000		9	0		
1000	12C12C	! <u>=</u>	25.	FISE	FISE	DMTI IFE	2	5		5			
	A25123A	É	25.5	FLISE	FISE	DMTI LEE	ž	5		2			
	#25124	É	3 %	100	100	DMTITEE	3 4	<u> </u>		8			
	825127A	<u> </u>	3 2	1036	100	אַני עני	9 6	3 5		5	ه د		
	#2612ZA	: :	3,5	3313			3	3 5		3 5	> <		
	000103A	= :	000	105		110C11	8 8	3 3		3 8	-		
	ACS 123A	<u>-</u> i	ŝ	TOSE		HOLIFE	8 8	3 5		3 ;	-		
5	82523	<u>-</u> :	Š.	FUSE	3	DMILIFE	3 3	3		¥ ;	۰ د		
2 2 2 3	82523	Ħ	9 2	FUSE	FUSE	DHTLIFE	ž	8		67	0		
P. 04	82523	ĭ	5 2	FUSE	FUSE	DHTLIFE	28	<u>6</u>		8	0		
PROM	82S23A	1	5 2	FUSE	FUSE	DHTLIFE	3	<u>§</u>		\$	0		
PROM	825126A	11	≵	FUSE	FUSE	DHTLIFE	8 2	<u>6</u>		8	0		
PROM	825126A	1	×	FUSE	FUSE	DHTL 1FE	8	<u>6</u>		8	0		
P	82S129	11	×	FUSE	FUSE	DHTLIFE	28	<u>§</u>		5	0		
PROM	825129A	II	×	FUSE	FUSE	DHTLIFE	8	<u>6</u>		ጽ	0		
PROM	825129A	11	×	FUSE	FUSE	HTOL I FE	8	<u>6</u>		5	0		
PROM	825129A	1	×	FUSE	FUSE	HTOL IFE	8	90 00 00		26	-	1 ACFUNC SLOPATT	٠
PROM	82S130	11	×	FUSE	FUSE	DHTLIFE	2	00 00		9	0		
P80#	825130A	11	×	FUSE	FUSE	HTOL I FE	87	1000 000		<u>5</u>	0		
P80#	825131	ĭ	×	FUSE	FUSE	DHTL1FE	8	9 9 9		2	0		
PROM	825131	ĭ	×	FUSE	FUSE	DHTL 1FE	2	90 00		8	0		
2 0	82S131	11	×	FUSE	FUSE	DHTLIFE	8	<u>6</u>		%	0		
PROM	82S131	77	×	FUSE	FUSE	NTOL IFE	28	<u>5</u>		5	0		
PROM	82S131	ĭ	×	FUSE	FUSE	HTOL 1 FE	8	5 000		5	0		
P.O.	82S131A	ĭ	×	FUSE	FUSE	DHTLIFE	8	<u>§</u>		8	0		
P 0	82HS321	11	32K	FUSE	FUSE	DHTLIFE	82	<u>6</u>		90	_		
PROM	82HS321	11	32K	FUSE	FUSE	DHTLIFE	8	000		8		1 FUNC FAIL	1 DEF ZENER
PROM	82HS321	ĭ	32K	FUSE	FUSE	HTOL I FE	87	00 00		8	0		
PROM	82HS321B	11	32K	FUSE	FUSE	HTOL I FE	87	<u>§</u>		5	0		
PROM	825321	11	32K	FUSE	FUSE	DHTLIFE	82	<u>6</u>		28	-	1 AC FUNC	ċ
PROM	82HS147A	11	4 ¥	FUSE	FUSE	HTOLIFE	8	<u>6</u>		126	0		
PROM	82S137	11	4 4	FUSE	FUSE	DHTLIFE	8	<u>6</u>		45	0		
PROM	82S137	11	4 K	FUSE	FUSE	DHTLIFE	8	90		25	0		
PROM	825137	11	4 K	FUSE	FUSE	DHTLIFE	8	<u>6</u>		25	-	1 FUNC FAIL	1 605
PROM	82S137	11	4	FUSE	FUSE	DHTLIFE	ጀ	<u>6</u>		5	-	1 LEAKAGE FAIL	1 JUNE DAMAGE

YPE	PARTNUM	TECH	NBITS	ARRAYTECH		TEST	z :	DUR	DEVHRS N	NTEST	NFAIL	FDESC	FMECHNSM
	82S137	Ħ	¥	FUSE	FUSE	DHTLIFE	8	1000	7	901	0		
	82S137	Ħ	¥	FUSE	FUSE	DHTLIFE	8	000	8	_	0		
	82S137	11	¥	FUSE	FUSE	HTOL I FE	8	000	7	8	0		
	82S137	11	¥	FUSE	FUSE	HTOL I FE	8	00 00 00	7	8	_	1 AC PARAM SLO PATT	•
	82S137A	ΙΙ	¥	FUSE	FUSE	DHTL 1 FE	8	5	32	_	0		
	82S137A	ĭ	¥	FUSE	FUSE	DHTL1FE	8	5 00	32	_	0		
	62S137A	11	¥	FUSE	FUSE	HTOL I FE	8	00 0	=	8	0		
	82S137A	1	¥	FUSE	FUSE	HTOL I FE	8	000	=	8	0		
	82S137A	ĭ	¥	FUSE	FUSE	HTOL I FE	8	00	=	8	2	2 ACFUNC SLOPATT	~
	825147A	1	¥	FUSE	FUSE	HTOL I FE	8	00 00	7	8	0		
	82S147A	1	¥	FUSE	FUSE	HTOL I FE	8	00	3	_	0		
	82S147A	11	¥	FUSE	FUSE	HTOL I FE	8	000	8	•	0		
	82LS181	11	¥	FUSE	FUSE	DHTLIFE	8	000	32	_	0		
	82LS181	111	¥	FUSE	FUSE	DHTL I FE	8	1000	32	0	_	1 FUNC FAIL	-
	82S181	111	粪	FUSE	FUSE	DHTLIFE	83	1000	7	ا	0		
	825181	11	¥	FUSE	FUSE	DHTLIFE	2	000	3	•	~	1 INTERMIT BIT, 1 UMK	7. 1 ELECTRONIG
	82S181A	11	ž	FUSE	FUSE	DHTL 1FE	*	1000	3		. 0		
	R25181A	Ē	ž	FUSE	FISE	DATI 1FF	&		· 8			1 AC FINC CRAKE PECONS	•
	82S181C	1	¥	FUSE	FUSE	HTOL I FE	87	000	80		. 0		-
	82S181C	11	ž	FUSE	FUSE	HTOLIFE	8	1000	-	20			
	825183	11	¥	FUSE	FUSE	DHTL I FE	*	000	8.	· •			
	625183	11	ă	FUSE	FUSE	DHTŁ IFE	ž	000	*	•	_	1 FAILS AC	~
	625185	111	¥	FUSE	FUSE	DHTL 1FE	18	000	22	_			
	62 S185	11	¥	FUSE	FUSE	DHTL I FE	ž	000	3	_	0		
	62S185A	111	¥	FUSE	FUSE	DHTLIFE	83	90	2	_	0		
	82S185A	Ħ	¥	FUSE	FUSE	HTOL I FE	87	000	80	_	0		
	82S185A	11	¥	FUSE	FUSE	HTOL I FE	8	000	7	8	0		
	2643A	SOMN		SOMM	SOM	DHTL IFE	83	000	7	8	0		
	23128	SOMM	128K	SOM	SOM	DHTLIFE	ž	000	1	8			
	23128	SOMM	128X	SOMM	SOM	DHTL IFE	ž	000	7	8	0		
	23128	SOMM	128X	SOMM	SOM	DHTLIFE	*	000	7	- 8	0		
	23128	SOMM	128K	SOMM	SOHIN	DHTL!FE	ž	000	7	100	_	1 IN LEAK FAIL	1 THR VOLT SHIFT
	23128	SOMM	128X	SOMM	SOHN	DHTLIFE	ž	1000	=	~	0		
	23128	SOM	128X	SOMM	SOM	DHTLIFE	ቖ	90	8	- 60	0		
	23128	SOM	128X	SOMM	NHOS	DHTLIFE	ž	<u>6</u>	8	6 0	_	1 FUNC FAIL	1 THR VOLT SHIFT
	23128	SOM	128K	SOMN	SON	DHTLIFE	ž	<u>8</u>	8	_ 	0		
	23128	SOM	128X	SOM	SOH	DHTL I FE	ž	<u>8</u>	8	_ O.	0		
	23128	SOM	128K	SOMM	SOH	DHTLIFE	8 2	900	=	2	0		
	23128	SOM	128K	SOMN	SOH	DHTLIFE	8 5	<u>§</u>	8	•	_	1 FUNC FAIL	1 OXIDE DEFECT
	23128	SOMM	128K	SOMM	NHOS	DHTL 1 FE	8	1000	=	8	0		
	23128	SOMM	128K	SOMN	SOM	DHTLIFE	8	00	=	8	0		
	23128	SOMM	128K	SOMM	SOM	DHTLIFE	8	5 00	=	8	_	1 VCCSUB SHORT	1 JUNC LEAK NOWION
	23128	SOMM	128X	SOMM	NHOS	DHTL 1 FE	8	000	=	_	0		
	23128A	SOMM	128K	SOMM	SOH	DHTL 1 FE	ቖ	000	=	8			
	23128A	SOMM	128X	SOMM	SOMM	DHTL 1FE	82	1000	7	8	0		
	23128A	SOMIN	128X	SOMM	SOMM	DHTL I FE	8	1000	=	- 8			
	23128A	SOMN	128X	SOMM	NHOS	DHJL I FE	8	1000	7	8	0		
	2616	NMOS	7	SOMM	SOMN	DHLTIFE	82	1000	-	=	0		
	2616	SOM	ž	SOMM	SOM	DATLIFE	8	10:00	=	8	. 0		
)						j	!			,		

FMECHNSM			1 IONIC LEAKAGE										1 ELECTRONIG																																		
FDESC			1 FAIL										1 FUNC FAIL																																		
NFAIL		0	-	0	0	0	0	0	0	0	0	0	-	0	0	0	0	0	0	0	0	0	0	0	0 (0 (-	0	0	0 0	-	• -	. 0	0	0	0	0	0	0	0	0	0	0	0	0	0	
NTEST	8	2	8	8	&	8	8	5	8	8	5	86	8	5	5	\$	8	ዿ	83	8	102	102	Ē.	19	8	5	105	101	8	2 5	3 5	3 5	9	8	8	200	5	8	5	5	5	8	8	5 6	8	9	
DEVHRS	! ! ! !																																														
and a	1000	1000	90	90 00 00	<u>6</u>	<u>0</u>	<u>6</u>	000	000	00 00 0	1000	900	1000	<u>0</u>	900	<u>6</u>	90 90 90	000	90	<u>6</u>	90	90	90	<u>6</u>	8	9	9	1000	000	900	3 5	8 6	1000	100	0001	0001	000	1000	<u>6</u>	000	000	000	000	1000	1000	1000	
¥	: 28	8	8	8	8	ž	వ	ઢ	ž	వ	82	8	82	8	8	ጃ	8	8	8	8	2	&	8	8	6	ဆ ဒ	2	8	3	80 6	6 4	3 %	8	8	8	8	8	8	8	8	87	87	8	8	8	2	
TEST	DHTLIFE	DHTL 1FE	DHTLIFE	DHTL1FE	DHTLIFE	DHTL 1FE	DHTLIFE	DHTL 1FE	DHTL IFE	DHTLIFE	DHTL I FE	DHTL 1 FE	DHTL 1 FE	DHTL 1 FE	DHTL 1 FE	DHTL 1 FE	DHTL 1 FE	DHTL 1 FE	DHTL I FE	DHTL I FE	DHTL 1 FE	DHTL I FE	DMTLIFE	DHTL 1 FE	DHTL I FE	DMTLIFE	DHTLIFE	DMTLIFE	DMTLIFE	DMTLIFE	DATE LES	DATE	DHTLIFE	DHTL I FE	DHTL1FE	DHTLIFE	DHTL IFE	DHTLIFE	DHTL1FE	DHTLIFE	HTOL	HTOL	DHTLIFE	DHTLIFE	DHTLIFE	DHTLIFE	
Ŧ	NMOS	SOMM	SOM	SOLIN	SOMM	SOLIN	SOMM	NHOS	SOMN	SOMM	SOMM	SOMM	SOMM	SOMM	SOMN	SOMN	SOM	NHOS	SOMM	SOMM	SOMM	SOMM	SOH	SOH	SOM	SOM	SOLIN	SOM	SOM	SOM		MMOS	SOM	SOMN	SOMM	SOM	NHOS	SOMM	SOMN	SOMIN	SOMM	SOM	SOM	SOMN	SOM	SOMN	
ARRAYTECH	NHOS	SOMN	SOMM	SOMM	SOHIN	SOMM	SOMM	SOHN	NMOS	NHOS	SOMN	SOMN	SOHN	SOM	SOMM	SOMM	SOMN	SOMM	SOMN	SOM	SOMN	SOMM	NMOS	SOMN	SOM	SOM	SOM	SOM	SOL	SOL		SOM	SOMN	SOMM	SOMN	SOMN	NHOS	SOMIN	SOMN	SOMN	SOM	SOMN	SOMN	SOMN	SOMM	SOMN	
MBITS	256K	256K	256K	256K	256K	256K	256K	256K	256K	256K	256K	256K	256K	256K	256X	32K	32K	32K	32K	32K	32K	32K	32K	32K	32K	32K	32K	32K	7 K	32K	12 K	325	32K	32K	\$	%	ž	ž	ž	ž	ž	ž	ž	ž	ž	ž	
TECH	SOMM	SOMM	SOM	SOMM	SOM	SOMM	SOMM	SOMM	SOMM	SOMM	SOMM	SOMM	SOM	SON	SOM	SOM	SOM	SOMM	SOM	SOMM	SOM	SOH	SOM	SOM	SOMM	SOMM	SOMM	SOMM	5	80		SOMM	SOMM	NHOS	SOMM	SOMM	SOMN	SOMM	SOMM	SOMM	SOMM	SOMM	SOMIN	SOM	SOMM	SOMM	
PARTNUM	23256	23256	23256	23256	23256	23256A	23256A	23256A	23256A	23256A	23256A	23256A	23256A	23256A	23256A	2332	2632	2632	2632	2632	2632	2632	2632	2632	2632	2632	2652	2632A	42502 47302	A5605	2632	2632A	26432	261132	2364	2364	2364	5364	2364	5364	2364	2364	5664	5 992	5 664	5 992	
	;																																														

	TECH	NBITS	YTECH	: !	TEST	# : 3	DUR	DEVHRS	NTEST	NFAIL	FDESC	FMECHNSM
SOM	S A	žž	SOMN	SOM	DHTL1FE	<u>د</u> و	000		122 8.	0 -	1 Culti CAV	•
SOM	2 0	ž		SOM	DATETE	- S	200		, <u>5</u>	- 0	COLLEGAN	-
SOMM	S	ž		NMOS	DHTLIFE	8	1000		5			
SOM	s	ž		SOH	DHTL I FE	83	1000		8	0		
SOH	ç	ž		SOM	DMTLIFE	83	1000		8	0		
	Q	ž		SON	DHTLIFE	83	900		8	0		
SON	s ·	ž	-	8	DWTLIFE	83	90		8	0		
	ç	ž	_	SOF	DHTLIFE	8	<u>5</u>		8	0		
SOH	s	ž	_	SOE	DHTL I FE	83	90		9	~	2 IN LEAK FAIL	ŀ
SOH	رم	ŠŽ	_	SO	DHTLIFE	83	8		23	0		
SOM	۲۵.	ž	_	SOM	DHTLIFE	83	<u>6</u>		8	0		
SOMM		Š	# SOH#	SOH	DHTL I FE	8	900		8	0		
SOHN		ž	•	SOM	DHTLIFE	첧	1000		45	0		
SOMM		ž	-	SON	DMTLIFE	2	000		8	0		
		:		!	DHTLIFE	8	1000		90	. 0		
					DMTI IFF	ž	1001		8			
					Outiliee	3 2	3 5		9	ء د		
					Dail. 17.5	3 8	3 5		2 5			
					DMILITE	8	3		2	-		
				_	DHTL I FE	8	8		8	0		
					DHTL 1FE	8	8		2	0		
					DHTL 1FE	8	<u>2</u>		5	0		
					DMTL I FE	8	2 00		47	0		
					DHTLIFE	8	200		8	0		
					HTOL I FE	87	6		5	0		
					HTOLIFE	87	000		84	_	1 PARAM FAIL	1 OXIDE DEFECT
					HTOL I FE	87	000		20	0		
					HTO IFE	87	1000		20	0		
					HTOL I FE	87	000		2 2			
					MTOL 1FE	87	1000		8	0		
					HTOL I FE	8	90		8	0		
					MTOL I FE	8	000		8	0		
					HTOL I FE	8	900		9	0		
					MTOL I FE	8	000		8	0		
					HTOL I FE	8	000		8	0		
					MTOL 1FE	8	1000		5	0		
					HTO I FF	8	1000		90	0		
					HTO 15E	2	900		9			
					MTO 166	3	5		5			
					100	3 8	3 5		3 5			
						8	3		3 5	-		
					HTOLIFE	2	900		3	-		
					HTOL I FE	8	000 000		5	0		
					MTOL I FE	8	<u>5</u>		5	0		
					HTOL 1 FE	8	0 00		5	0		
					NTOL 1 FE	8	000		5	0		
					MTOL IFE	8	1000		<u>8</u>	0		
					NTOL I FE	8	1000		20	0		
					MTOL 1 FE	8	1000		ĸ	_	1 BIT FAIL	1 CHARGE LOSS
					HTOL 1FE	8	000		8	0		

H
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~
- ч н ш ш
ш ш
ш ш
44
ω,
3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

FRECHESA		1 FAB DEFECT	1 FAS DEFECT						1 OXIDE BRKDUN	1 ODEM COMTACT 2 1 OWING	BRKDUM, ?		•	7,7		7, 7, 1 PASS HOLE	, 7,7,7					14 CONTAN, 8 CONTAN, 7, 7, 1 CONTAN, 7, 7		7, 2 CONTAN		4 CONTAN	1 OXIDE DEFECT	7, 7, 1 PASSDEFECT	
FDESC		1 UNK							1 SBIT CHRGE LOSS	TIGS C JMI 2 COLL			1 ICC STBY PUR	1 SBIT CHRGE GAIN, 1 ROW	FAILURE	1 MBCHRGELOSS, 1 GRSSFUNC, 3 SBIT CHRGE LOSS	2 CHRGE GAIN, 1 CHRGE LOSS,				2 SBCL	14 INP LKGE, 8 CHRGE GAIN, 2 FUSE LKGE, 1 DECOD, 3 CGLOSS, 2 IMLEV, 1FUSERG	•	2 MBIT CHRGE LOSS, 2 UNK		4 MBIT CHRGE GAIN	1 UNK	1 ROWFAIL, 1 SPEED, 1 UNK	
NFAIL	000			0 0	<b>-</b>	<b>-</b>	•	0	-	v	`	0	-	~	ı	<b>ب</b>	4	0	0	•	7	2	0	4	0	4	-	m	0
NTEST	% & &	88	3	6	2 3	క్తి శ	2 5	\$																					
DEVHRS									4.965	7157		4.05E5	7.965	1.36£6		4.25E6	9.63E6	4.06E5	2.84E5		2.22E6	8.23E6	1.28E6	2.17E6	5.064	1.22E6	1.1865	9.04E5	7.7464
<b>3</b>	00 t 00 00 00 00 00 00 00 00 00 00 00 00	000	3	99	3 8	3 5	3 5	8 8																					
¥:	888	83	8	28 2	8 8	8 8	3 8	8 8	87	78	6	87	87	ಹ	;	8/	ž	87	87		20	8	ž	87	87	87	87	87	87
TEST	NTOL JFE NTOL JFE NTOL JFE	DHTLIFE	DAILIFE	DATLIFE	UNILIFE	MTO 165	170.17	HOLIFE	1250L1FE	12501 166		6.5VDL I FE	1250L1FE	1250L1FE	;	1250LJFE	6.5VDL I FE	6.5VDL1FE	6.5VOLIFE		1250LIFE	1250L1FE	1250LJFE	1250LIFE	6.5VDLIFE	1250LIFE	6.5VDL IFE	1250LIFE	6.5VOLIFE
;									FlG	42.13	1	2	FR	F. Q	,	2	FG	FEG	FLGA	;	3	21VFLGA	FIG	FLGA	7	FLGA	FLGA	FIG	F164
ARRAYTECH									FLGATE	EL CATE	12.5v	FLGATE 12.5V	FLGATE 12.5v	FLGATE	12.5V	FLGATE 12.5v	FLGATE 12.5V	FLGATE	FLGATE	12.5v	FLGATE 12.5v	FLGATE 21	FLGATE 12.5V	FLGATE 12.5V	FLGATE	FLGATE	FLGATE	12.5V FLGATE	12.5V FLGATE 12.5V
MBITS									128K	X		22 <b>6</b> K	<b>3</b> 2	Š,	;	ž	Š	ž	£	;	ž	128K	12 <b>8</b> K	128K	128K	128K	128K	Ξ	Ē
TECH									SONO	SCHOOL		CHO	SOLO	SONO	;	8	CMOS	CMOS	CMOS	•	80	SOMM	SCHIN	SOMM	SOMM	SOMM	SOMM	SOMM	SOMM
PARTNUM	27064A 27064A 27064A	27HC641	2/HC641	27HC641	27HC041	27MC4.1	27474	27HC641	210128	277.25.6		27C256	870257	27C64	;	27064	27064	27064	P/N2764		P/N27C64	27128	27128A	27128A	27128A	271288	271288	27010	27010
TYPE	UVEPRON	UVEPROM	UNEPROP	UNEPROM	CVEPROM	LAKEBBOM	TO COLUMN	UNEPROM	UVEPROM	I INCODUCE		UVEPROM	UVEPROM	UVEPROM		CVEPROR	UVEPROM	UVEPROR	UVEPROM		UVEPROM	UVEPRON	UVEPROM	UVEPROM	UVEPROM	UVEPROM	UVEPROM	UVEPROM	UVEPROM

TYPE	PARTHUM	TECH	MBITS	ARRAYTECH		TEST	YR DUB	<b>3</b>		MTEST	MFAIL	FDESC	FMECHENE
UNEPROM	27210	SOMM	<b>=</b>	FLGATE	FLG	FLGA 1250LIFE	. 28		9.4865		m	2 SBCL, 1 SBCL	2, 7
UVEPROM	27210	NIMOS	¥	12.5v FLGATE	FLGA	FLGA 6.5VDL1FE	87		1.7365	•	0		
LVEPROM	27256	SOM	256K	12.5V FLGATE	FLGA	12.5V FLGATE FLGA 125DLIFE	*		3.36£6		50	3 IMP LKGE, 15 CHRGE GAIN,	2, 15 CONTAM, 2, 1 CONTAM
UVEPROM	27256	SOM	256K	12.5V FLGATE	FLGA	FLGA 6.5VOLIFE	¥		1.73E5		-	1 OPEN VCC, 1 CHARGE LOSS 1 CHRGE LOSS	~
UVEPROM	2732A	<b>SOM</b>	32	12.5V FLGATE 2	TVFLGA	1250L I FE	\$		4.3066		_	2 IMPUT LEVEL, 1 GROSS	1,1,1,1,1
UVEPRON	2732A	80	×	FLGATE 2	IVFLGA	FLGATE 21VFLGA 1250LIFE	*		6.8466		5	FAIL, 1 INP LEAKAGE 1 SBIT CHRGE LOSS, 13 FAIL,	7, 13 CONTAN, 7
UNEPRON	2732A	SOM	×		21VFLGA				1.4466		0	s nector	
	21572	8	21 <b>2</b> X	FLGATE	2	1250L1FE	æ		4.2165		~	1 COL FAIL, 1 NB CHRGE GAIN	7, 1 CONTAN
UVEPRON	27512	SOM	<b>212</b> K	FLCATE	FLGA	FLGA 1250LIFE	87		9.2366		3	9 MBCL, 19 SBCL, B UNK, B	7, 7, 2CONTAN SOMBFECT
UVEPRON	27512	80	\$12K	FLGATE	FLGA	IGA 6.SVOLIFE	87		7.6764		_	SUCE 1 SOIT CHARGE LOSS	20€FECT, 7 7
UVEPRON	275120X	<b>S</b>	S12K	FLGATE	FLGA	1250L1FE	87		3.27E6		2	4 sact, 2 sace, 9mct, 1	7, 7, PPASSDEFECT, 7
LVEPRON	2751200	8	\$12K	FLGATE	FLGA	IGA 6.5VOLIFE	87		3.1065		•	Junk, 3 Spc.	1 OKIDEBRIDM, 7
UVEPRON	2764A	<b>SO</b>	ž	12.5V	FLGA	1250L1FE	\$		5.8986		12	3 SB CHARGE LOSS, 1 VCC CHTCT SMRT, 14 CMRGE LOSS.	
UNEPROM	2764A	SOM	ž	FLGATE	FLG	FLGA 1250LIFE	87		7.9466		2	2 SHSE AMP, 1 DECODER 1 FAIL, 3 SACL, 3 SACG, 3	1 OKIDE DEFECT, 7, 7, 1
UNEPRON	2764A	SO	ž	FLGATE	FLGA	FICA 6.5VOLIFE 87	87		7.264	-	0		CHACAT SCHOOL & CONTRA

rype	PARTNUM	TECH	NBITS	ARRAYTECH	TEST	¥ :	TSTDURA	NTEST	WFAIL	FAILDESCR	FAILMECNSM
SRAM	IMS1400	SON	<b>¾</b>	SON	1250PL1FE	\$	2000	362 35	M	1 GRSFUNC, 1 WEAK MULTI COL,	1,7,7
SRAM	1MS1400	SOM	<b>3</b> 2	SO E	1250PL I FE	\$	2000	369 35	=	3 DEAD ARRAY, 2 FULL ADJ COL, 2 SING BIT, 1 STUK ADRS, 3 GROSS FING	?,?,1 xstr leakage,?,?
RAM	IMS1400	SON	<b>7</b>	NOS	1250PL I FE	ቖ	2000	389 38	9	5 SINGLE BIT, 5 DEAD ARRAY	2 xstr leakage, ?
EAM.	INS1400	SON	<b>3</b>	SON	1250PLIFE	꿃	2000	387 38			1 xstr leakage, 7
SRAM	INS1400	SON	7 <b>&amp;</b>	SON	1250PL1FE	ž	2000			3 SINGLE BIT, 1 CLUSTER	7,7,7
SRAM	IMS1400	SOE	<b>1</b> 5	SOM	1250PL 1 FE	ž	2000	351 38	•	BITS, 2 DEAD ARRAY 2 DEAD ARRAY, 1 PART COL, 1	1.7.7.7
							li li			PINHOLE, 2 UNK	
SRAM	IMS1400	SON	1 <u>6</u>	SON	1250PL I FE	ž	2000	392 38			
Z.	IMS1420	SON	<b>₹</b>	SOH	1250PL I FE	ž	2000	380 38	۰	1 CLUSTER BITS, 2 SING BIT,	?, 1 xstr leakage, ?,?,?,?,?,?,
										2 STK ADR, 1 ARRAY, 1 PART COL. 1 IN THR. 1 UNK	
RA	IMS1420	SON	<b>₹</b>	SON	1250PL I FE	ž	2000	521 55	-	1 WEAK MULTIBIT	~
SRA	IMS1420	SON	<b>3</b>	SOM	1250PL1FE	ቖ	2000	753 75	12	4 DEAD ARRAY, 4 SINGLE BIT,	?, 1 xstr leakage, ?
										4 UNK	
Ž	IMS1420	SON	ž	SON	1250PL I FE	ž	2000	308 38	S		2
Ī	IMS1420	SON	<b>3</b>	SON	1250PL 1 FE	ž	2000		m	_	7,7
SRAM	IMS1420	SON	¥	SOH.	1250PL I FE	ౙ	2000		_		7,7,7,7
										=======================================	
ī	INS1420	SON	ž	SON	1250PL I FE	ઢ	000	725 75	m	1 DEAD ARRAY, 2 UNK	7,7
RA F	IMS2600	SON	ž	SO#	1250PL I FE	š	2000		0		
Ž	IMS2600	SON	ž	SON	1250PL 1 FE	š	2000		•		
₹ ₹	IMS2600	SON	ž	SON	1250PL I FE	ž	2000		~	2 FULL COLUMN	2
₹ ₹	IMS2600	SON	ž	SOH.	1250PL I FE	ઢ	2000	393 30	0		
EAN .	IMS2600	SON	ž	SON	1250PL I FE	ž	2000		-	1 FULL COLUMN	1
Ž	IMS2600	SON	ž	SON.	1250PL I FE	ቖ	2000	SZ 252	-	1 FULL COLUMN	~
₽¥	IMS2600	SON	<b>%</b>	SOM .	1250PL I FE	ž	2000	2 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	_	1 FULL COLUMN	٠.
Ž	1MS2620	SON	ž	SO#	1250PL   FE	ž	800	£ 62	_		•
RA M	IMS2620	SON	ž	SON	1250PL   FE	ፚ	2000	35 25 25	~		~
Z	IMS2620	SON	ž	SO#	1250PL 1 FE	ž	900	38.78	~	2 GROSS FUNC	~
¥	82509	11	226	111	D/SHTL1FE	8	1000		0		
₹	745189	I	Š	11	D/SHTLIFE	8	000		•		
¥	82525	11	ኔ	11	D/SHTLIFE	2	000		-	1 GROSS FUNC	1 BAD WIREBOND
₹.	82516	11	526	11	D/SHTLIFE	5	1000		0		
₹	82516	ī	526	11	D/SHTLIFE	2	000 000	52 SR	0		
2	82509	ĭ	276	11	D/SHTLIFE	<b>.</b>	000		•		
<b>3</b>	82509	ĭ	2%	11	D/SHTLIFE	2	000		0		
3	82S16	I	52	11	D/SHTLIFE	2	000	51 58	0		
Ž	82509	11	276	11	D/SHTLIFE	2	000	52 SR	0		
¥	82S09	Ţ	276	11	D/SHTLIFE	2	<u>6</u>		0		

TYPE	PARTNUM	TECH	NBITS	ARRAYTECH	TEST	×	TSTDURA	NTEST	WFAIL	FAILDESCR	FAILMECNSM
RAM	825212	111	×	11.	D/SHTL1FE	: 83	1000	50 58	7	2 AC FUNCTIONAL	
RAM	82509	11	576	11	D/SHTL I FE	83	000	50 SR	0		
RAM	82509	111	576	11	D/SHTL 1FE	8	1000		0		
<b>8</b>	745189	ī	z	11	D/SHTL1FE	28	000	50 SR	0		
777	10155	ECL	17	ECL	SMTLIFE	2	1000	52 57	0		
777	10155	ם	11	ECL	SHTLIFE	2	1000	40 47	0		
Z.	82516	ĭ	<b>5</b> 2	11	D/SHTL1FE	వ	1000	50 SR	0		
2	3101A	Ħ	۲,	11.	D/SHTLIFE	ቖ	1000	-	0		
RA	745189	11	Z	11.	D/SHTL1FE	ጄ	1000	49 4R	_	1 AC FUNC	2
2	82509	Ħ	276	11.	D/SMTLIFE	ቖ	1000	48 4R	0		
RAN	82516	ĭ	<b>5</b> 2	11	D/SHTL1FE	ጄ	1000		•		
2	3101A	ĭ	۲۷	11.	D/SMTL IFE	ጄ	1000	45 4R	0		
<b>8</b>	745189	Ħ	Z	11	D/SHTLIFE	ጄ	1000	-	~	2 AC FUNC	~
RAH	745189	ĭ	Z	11.	D/SMTL 1 FE	ቖ	1000	49 64	0		
RA	3101A	ĭ	۲2	11.	D/SHTLIFE	ቖ	1000	25 32	•		
RAM	3101A	11	۲.	11	D/SHTL1FE	꿇	1000	<b>5</b> €	0		
RAM	82825	I	Z	11	D/SHTLIFE	ቖ	0001	50 5R	•		
2	82509	ĭ	276	11	D/SHTL1FE	ಕ	1000 1000	48 4R	0		
RAM	821.516	ĭ	<b>5</b> 2	11	D/SHTL1FE	ઢ	0001	* *	•		
Ž	3101A	Ĕ	2	11	D/SHTLIFE	ቖ	0001	45 4R	0		
Z.	821.516	ĭ	526	11	D/SHTLIFE	ቖ	000	8 8	~	2 AC PARAM	~
2	82525	Ĕ	Z	11	D/SHTL1FE	ፚ	1000	_	0		
Ž	745189	11	\$	111	D/SHTL1FE	ಕ	1000	_	•		
Z Z	825212A	11	×	111	D/SHTLIFE	€	1000 000	<b>3</b>	0		
Z.	82509	11	276	111	D/SHTL1FE	<b>%</b>	000	<b>6</b> €	•		
Z	825212A	11	×	11.	D/SHTLIFE	<b>&amp;</b>	1000		0		
Z Y	825212A	11	×	11[	D/SHTLIFE	<b>&amp;</b>	1000 000	<b>3</b>	•		
¥ ;	3101	≓ ;	2	11(	D/SHTLIFE	<b>&amp;</b>	000	ድ ዩ	<b>-</b>	1 AC FUNC	~
E A	STOTA	ij	۲	11	D/SHTL1FE	<b>8</b>	900	_	_	1 AC PARAM	~
# Y	3101A	Ħ i	۲,	11. :	D/SHTLIFE	<b>&amp;</b>	000	<b>8</b> :	-	1 FUNC	OXIDE PINHOLES
Z :	Sign	<b>=</b>	: i	1:	D/SHILIFE	8	995		-		
<b>5</b> 2	82509	≝ :	9 ;	<b>Z</b> :	D/SHTLIFE	8	000	-	۰ ۵		
	2/5/10	<u> </u>	<b>5</b> 3	<u>-</u>	D/SHILIFE	8 2	3	<b>8</b> 8	<b>-</b> •		•
<b>.</b>	49104	2 1	<b>\$</b> :	= 1	U/SHILIFE	8 3	3		- ,	1 AC SLOW PALL	<b>~</b> (
Z :	(45169)	1	\$	11	D/SHTLIFE	8	00	-	_		7
RAM	745189	11	\$	111	D/SHTL 1 FE	8	90	<b>8</b>	~	2 FUNC	2 METAL DEFECT
Z	745189	11	Z	11	D/SHTL1FE	8	000		•		
RA	82516	11	526	11	D/SHTL 1 FE	8	1000	-	0		
# <b>A</b> #	745189	1	<b>5</b> 2	11	D/SHTLIFE	87	000		•		
2	825212	ĭ	×	111	D/SHTL1FE	87	1000		0		
<b>8</b>	82509A	ĭ	276	11	D/SHTL1FE	8	000	100 1	0		
RAI	745189	ī	z	111	D/SHTLIFE	8	000	100 11	0		

Downloaded from http://www.everyspec.com

# APPENDIX F

# WIRE AND WIRE BOND FAILURES IN MICROELECTRONIC PACKAGES

# TABLE OF CONTENTS

	PAGE
EL INTRODUCTION	۲,
F1. INTRODUCTION	F-1
F2. THE WIRE BOND	F-3
F2.1. The Wire.	F-3
F2.2. Wire Materials.	F
F2.3. Bonding Surface.	F-4
F2.4. Gold-Aluminum Intermetallics.	F-6
F2.5. Bond Types.	F-7
F3. MANUFACTURING METHODS	F-8
F3.1. Thermocompression Wire Bonds.	F-8
F3.2. Ultrasonic Wire Bonds.	F-9
F3.3. Combination of Thermocompression and Ultrasonic Bonding.	F-10
F4. BOND FAILURE MECHANISMS	F-10
F4.1. Failure Mechanisms Due to Manufacturing Process.	F-10
F4.2. Failure Mechanisms Due to Environmental Stresses	
and Other Conditions During Operating Life.	F-14
F5. MODEL DEVELOPMENT	F-21
F5.1. Concept of Failure Prediction Using the Cycles	
to Failure Approach.	F-21
F5.2. Failure Prediction Models for Wire Bonds.	F-22
F5.2.1. Flexure Induced Failure Prediction Model	
for Wire Bonds.	F-22
F5.2.2. Failure Prediction Model for Shear Between	
the Bond Pad and the Substrate.	F-25
F5.2.3. Failure Prediction Model for the Shear	
Between the Wire and the Bond Pad.	F-27
F6. FAILURE PREDICTION STRATEGY FOR WIRE BONDS	F-29
F7. FUTURE WORK	F-29
F8. REFERENCES	F-30

# LIST OF FIGURES

rigure	1-1	the wire-bond assembly.	F-34
Figure	F-2	Per cent of package failures attributable to	
		interconnects.	F-35
Figure	F-3	The wedge bond.	F-36
Figure	F-4	Thermocompression wedge bonding.	F-36
Figure	F-5	The ball bonding operation.	F-37
Figure	F-6	Ultrasonic wedge bonding.	F-38
Figure	F-7	Location of failed bonds in relation to the	
		incoming material flow during molding.	F-38
Figure	F-8	Hertz stress during ball bond formation.	F-39
Figure	F-9	Schematic Cross-section of the bond pad structure.	F-40
Figure	F-10	A schematic representation of wire bond flexure due	
		to device temperature power cycling.	F-40
Figure	F-11	The flexure of the wire as result of temperature change.	F-41
Figure	F-12	Theory of curved beams applied to the wire bond.	F-41
Figure	F-13	Schematic for the shearing of the bond.	F-42
Figure	F-14	Failure prediction of wire bonds.	F-43
Figure	F-15	Bond wire geometry.	F1-7
Figure	F-16a	L/D determination from H/D.	F1-8
Figure	F-16b	L/D determination from H/D.	F1-9
Figure	F-17a	$ ho_{O}^{}/D$ determination from L/D.	F1-10
Figure	F-17b	$\rho_0^{-}/D$ determination from L/D.	F1-11

#### F1. INTRODUCTION

Wire bonding is a process which is accomplished by bringing two conductors to be joined into intimate contact such that the atoms of the materials diffuse together. The materials used for wires include silver, copper, aluminum and palladium. The materials used for pads are aluminum, gold, silver, nickel, copper and chromium. The wires serve to connect the small pads on the die to the external package leads (figure F~1).

Large compressive stresses along with ultrasonic vibrations or thermal energy are applied at the wire-pad interface during the bonding process. Cracks in the bond pad or in the substrate may result if the bonding stress is exceedingly high. [1] Cracks are difficult to detect visually unless the bond is detached and must prevented before such parts are utilized in electronic equipment. Proper control of the bonding parameters usually assures reliable wire bonds. When bonding is achieved by a wire from the package lead to the cavity metallization, it is known as a substrate bond. [3] When one lead is connected to another without going through the substrate metallization, it is called a control bond. Both destructive and non-destructive tests are used to ensure good performance. The first is the destructive Bond pull test. The purpose of this test is to measure the bond strengths, evaluate the bond strength distribution or to determine compliance with specified bond strength. In this test an external force is applied to the bond until failure occurs. If the bonding parameters are discrepant the bond would fail below the specified value as a result of the bond pull test. The location of the failure is an important clue for the initiation of the corrective action to prevent failure recurrence. The failure could be a wire break at the neckdown point due to a reduction of the cross-sectional area as a result of the bonding process. The failure could also be a break at a wire defect site other than the neckdown region, a failure at the interface between wire and metallization at the substrate or the package post, an interface failure between the pad metallization and the substrate, fracture of the die beneath the bond pad, or fracture of the substrate.

Another test is the non-destructive bond pull test. The purpose of this

method is to reveal unacceptable wire bonds. This procedure is usable for bonds made by either ultrasonic or thermal compression techniques. Any bond pull which results in separation of the bonds at the bond interface or breakage of the wire or interconnect anywhere along the entire length including the bond heels, at an applied force less than the specified force for the applicable material and wire diameter, constitutes a failure. The magnitude of the non-destructive pull force is around 80% of the minimum bond strength for the particular material unless otherwise specified.

A variation of the destructive or non-destructive bond pull test is the bond pull after bake test. In this test the devices are baked at a high temperature and then subjected to the bond pull test. The exposure to temperature accelerates crack propagation if microcracks in the die or substrate already exist.

A common destructive test is the "etch back analysis" test, whereby an aqua-regia solution is used to etch away the ball and metallization, exposing the underlying layers of the bond pad. Any cracks on the oxides or substrate are revealed by such a test.

Wire bond failures are a result of shear of the bond pad and the wire, flexure of the wire, excessive intermetallics, manufacturing parameters, galvanic corrosion and chip outs in  $\mathrm{Si/SiO}_2$ . Plastic encapsulated packages also fail as result of stresses resulting from the differential expansion of the epoxy encapsulation and the wire if a low modulus buffer coating is not placed between the encapsulant and the wire.

MIL-HDBK-217E was developed by the Department of Defense in order to standardize the methods employed for reliability prediction procedures. The handbook provides uniform methods for predicting the reliability of military electronic equipment and systems and estabilishes a common basis for comparing and evaluating reliability predictions of designs.

The "Part Stress Analysis" prediction method of MIL-HDBK-217E is applicable during the later design phase where actual hardware and circuits have been

designed. The part operating failure rate model  $\boldsymbol{\lambda}_{p}$  is based on the following equation

$$\lambda_{p} = \pi_{Q} (C_{1} \pi_{T} + C_{2} \pi_{E}) \pi_{L}$$

where  $C_1$  is the circuit complexity factor,  $C_2$  is the package complexity factor and the  $\pi$  terms account for the influences of environment, application, complexity, quality, production maturity of the process and relative stress level.

MIL-HDBK-217E does not explicitly discuss how wire bond failure contributes to the device failure rate. The package related term ( $C_2$ ) of the model depends only on the number of operational terminal pins in the microelectronic device. This term is not affected by any other factors such as temperature change or the rate of temperature change, manufacturing process, fatigue or thermal cycling differential expansion between the wire and the pad; but these factors have been found to affect the wire bond failures. This report presents an alternative to the MIL-HDBK-217E model. A statistical deterministic approach to failure modeling has been used for reliability prediction. This can then be used for design of microelectronic packages.

#### F2. THE WIRE BOND

#### F2.1. The Wire.

Wire is usually made of gold or aluminum. The wire bonding process may be thermocompression or ultrasonic. The thermocompression process typically uses a gold wire while the aluminum wire is utilized in the ultrasonic process. Gold tends to age in the amorphous state with a consequential decrease in tensile strength. The hard drawn gold wire ages significantly at room temperature so the softer and relatively more stable stress-relieved wire is recommended. Pure aluminum cannot be hardened sufficiently to allow it to be drawn to a diameter of 1 mil. Therefore aluminum is usually hardened by adding about 1% of an alloying element such as silicon or, less frequently, magnesium.

### F2.2. Wire Materials.

Wire materials include gold, copper, aluminum and palladium, with gold and aluminum being the more commonly used. The characteristics of the wire materials are of vital importance to the strength of the wire bond. These include wire dimensions, tensile strength, elongation and contamination.

It is important to have a wire of constant dimensions and known cross-sectional area because the bonding process conditions depend on the mass of the wire involved in making the bond. The tensile strength is an important specification both for ultrasonic as well as for thermocompression bonds. A bond wire is attached at two or more conductor pad or lead frame locations. After formation of the final bond, the continuously fed wire must be broken to permit moving the bonding head to the initial location of the next bond. Breaking the wire induces a very high tensile stress that could cause bond failure. A lower tensile strength wire would reduce the bonding time for satisfactory bonding. Also a softer wire is more difficult to align under the Elongation is required so that the wire may be broken off after the second bond of the wire bond is made. A large elongation would result in an undue deformation of the wire which is used in the first bond of the next wire. This would cause the bond to be inferior. Too great a elongation may result in an excessively long tail in the second bond. Contamination would cause the corrosion of aluminum metallization or later device degradation due to water or ionic contaminants that may be included in the lubricants.

## F2.3. Bonding Surface.

The materials for pads on the semiconductor die include gold, aluminum, silver, nickel, copper and chromium. Aluminum is the most commonly used material in semiconductor dice. Gold is used to avoid problems in the formation of gold-aluminum intermetallics. Gold does not adhere well to silicon dioxide and a direct contact between gold and silicon is avoided. Therefore, other metals are used to form a multilayer metallization system. Bonding to the die and the terminal is affected by many film related factors which include surface smoothness, film hardness and thickness, film

preparation and surface contamination. Howell and Slemmons [27] indicated that for thermocompression bonds the uniformity, composition and the thickness of metallization were important and that, in particular, surface irregularities could prevent adequate diffusion across the wire-metallization interface and hence interfere in the bonding process. Hill^[28] reported that by improving the uniformity of the metallization the reliability of the bond was increased. The hardness of the aluminum metallization is also said to be important. The metallization should be somewhat softer than the wire so that the surface irregularities may be easily smeared out to better conform to the wire. Too soft a metallization may cause other problems. The thickness of the metallization can have an effect on the bondability and the subsequent reliability of the bond. An excessively thick metallization may be very soft which would be very difficult to bond. To avoid subsequent bond failure due to intermetallic compound growth and metallurgical (Kirkendall, see F4.2) voids at the interface. Philofsky [29] suggested that the thickness of the metal film be minimized, consistent with good bonding and device design. This suggestion applied both when bonding gold wire to aluminum on the semiconductor and when bonding aluminum wire to gold plated terminals.

When the device is subjected to thermal or power cycling, wire flexing at the heel will occur. Philofsky^[29] suggested that under these circumstances the thickness of the aluminum metallization should be less than one sixth the wire thickness at the heel of the gold wire wedge or stitch bonds to avoid the growth of intermetallic compounds into this region and the consequent failure of the wire at the heel of the bond. For the case of aluminum wire bonds to gold plated terminals it was suggested that the plating thickness be less than one third the wire thickness at the heel of the bond.

Excessive roughness of the bonding surfaces has been demonstrated to influence the quality of the wire bonds. The bonding surface roughness should be such that the area of the bond be large compared to the peak to peak variations in the surface. [24]

Contamination on the wire bonding surface should be avoided. For thermocompression bonding, it interfers with the intimate contact and the

interdiffusion of the wire and the metal film and contributes to making poorer bonds. The problem of contamination may be considered less for ultrasonic bonding because of the ultrasonic agitation. The contaminants could include residues of chemicals used in the photoresist and packaging plating operations, water spots, silicon monoxide, silicon dust and aluminum oxide. [24]

## F2.4. Gold-Aluminum Intermetallics.

In bimetallic bonds, a gold-aluminum interface exists at the wire/bond pad interface. Gold-aluminum compounds form at this interface at a rate which increases with temperature . Above a temperature of about 125-150°C the growth becomes significant with respect to long term reliability of the wire bonds. [24]

The compounds are formed by diffusion of gold and aluminum across the interface. Gold has a greater diffusion rate and as a result will leave behind vacancies on the gold side. The process of the Kirkendall void formation can lead to two types of failure: a mechanical stress-induced failure along the locus of the voids, and an electrical open circuit caused by the coalescence of the voids. Five different compounds appear in the region where the interface exits. These include  $\mathrm{Au}_2\mathrm{Al}_2$ ,  $\mathrm{Au}_5\mathrm{Al}_2$ ,  $\mathrm{Au}_2\mathrm{Al}$ ,  $\mathrm{AuAl}$ , and  $\mathrm{AuAl}_2$ . [24]

The kind of reliability problems which appear from gold/aluminum interactions depend on the wire bond type and whether a direct or expanded contact is used. Electrical failure occurs when gold wire ball bonds are made to aluminum bond pads because of the formation of an annular Kirkendall opening about the bond. The development of voids at the perimeter of the bond is accompanied by increases in the electrical resistance of the bond with time. The rate of increase in resistance with the exposure to elevated temperature is larger for thinner aluminum metallization. The bond adherence of these ball bonds is unimpaired by intermetallic compounds which react to the oxide. The intermetallic compounds adhere well to the silicon dioxide and, though brittle, can sustain a greater tensile stress than either gold or aluminum.

Mechanical failure can occur when gold ball bonds are made to thick aluminum films. This is because the supply of aluminum for reaction with the gold ball is practically unlimited. The process of void formation therefore continues uninterrupted. In this case the void formation at the interface results in a mechanically fragile bond after high temperature storage. Similar degradation can occur if an aluminum wire bond is made to a gold plated terminal where gold plating is too thick. [24]

Thus to minimize the degradation effects due to gold aluminum interactions, bonding to thick films and excessive bond deformation should be avoided.

# F2.5. Bond Types.

There are several different type of wire bonds including wedge bond, ball bond, and stitch bond. [4] Wedge bonds (figure F-3), are made with a wedge or chisel-shaped tool. The end of this tool is rounded with a radius one to four times that of the wire being bonded and is made of sapphire or similar hard material. This tool is used to apply pressure to the lead wire located on the bonding pad which has been heated to the bonding temperature. Different methods are provided for precisely coaligning the bonding pad, wire, and wedge. Difficulties with wedge bonding include imprecise temperature control, poor wire quality, inadequately mounted silicon chips, or a poorly finished bonding tool.

Ball bonding is a process in which a small ball is formed on the end of the wire and deformed under pressure against the pad area on the silicon chip (figure F-5). The lead wire is perpendicular to the silicon chip as it leaves the bond area. The number of steps in this bonding operation are few and the strength of the bond obtained is strong. Aluminum wire cannot be used because of its inability to form a ball when severed with a flame. However, gold wire is an excellent electric conductor, is more ductile than aluminum, and is chemically inert. For ball bonding, hard gold wire may be used since the balling process determines the ductility of the gold to be deformed. Among the disadvantages of ball bonding is the fact that a relatively large bonding pad is required (see Appendix H-5).

Stitch bonding combines some of the advantages of both wedge and ball bonding. The wire is fed through the bonding capillary, the bonding area is smaller than for ball bonds, and no hydrogen flame is required. Either gold or aluminum wires can be bonded at a high rate.

#### F3. MANUFACTURING METHODS

There are several manufacturing methods for wire bonding to thick-film circuits. The most common are thermocompression bonding, ultrasonic bonding and combination of both. All these lead-bonding techniques depend upon obtaining intimate contact between the materials to obtain an atomic interface at the connection. [5]

## F3.1. Thermocompression Wire Bonds.

Thermocompression wire bonding, as the name indicates, depends upon heat and pressure. In general, the bonding equipment contains a microscope, a heated stage, and a heated wedge or capillary that will apply pressure to the wire at the interface of the bonding surface as shown in figure F-4. In addition, a wire-feed mechanism is required, as is some method for manipulation and control. Bonds can be accomplished utilizing thermocompression techniques which will exceed the wire-breaking point in strength, i.e., instead of the bond breaking, the wire will break during a pull test.

Three primary conditions in thermocompression bonding are force, temperature and time. The primary conditions are interdependent and are effected by other conditions and factors. Minor changes in these variables can cause significant differences in the bonding characteristics. It is necessary to optimize the primary conditions to obtain a satisfactory bond. Short bonding time is desirable for production purposes. Low bonding temperature is desirable to avoid the degradation of the wire bonds due to gold/aluminum interactions of the device resulting from alloying effects. Low pressures are desirable to avoid fracturing or otherwise damaging the silicon beneath the bond. Too large a force may damage the semiconductor substrate or excessively deform the wire and too small a force may prevent adequate bonding. In

addition to the bond, the wire may also be the weaker link. In the ball bond the weakest link occurs in the high temperature annealed wire leading to the bond. In the stitch and wedge bonds it occurs in the region of the wire in which the cross-section has been reduced by the bonding tool. The bonding tool used in the process may of tungsten carbide, titanium carbide, sapphire and ceramics. [24]

## F3.2. Ultrasonic Wire Bonds.

Ultrasonic wire bonding also involves heat and pressure, but the heat is supplied by ultrasonic energy rather than by heated stage or capillaries as shown in figure F-6. In addition, with aluminum wire, the ultrasonic energy and the acoustical high-frequency movement of the wire against the conductor pad breaks the refracting oxides surrounding the aluminum wire. Pressure is also used but is incidental to the effect of the ultrasonic energy. The ultrasonic vibratory energy causes a temperature rise at the wire-conductor interface that can approach 30 to 50 percent of the melting point of the metal. One of the advantages of ultrasonic aluminum wire bonding is the absolute avoidance of purple plague. Purple plague, which is the embrittlement of the bond, has been found to be a result of the combination of aluminum, gold, silicon, and heat. Hence it is avoided by eliminating gold and heat.

The three primary conditions are force, time and ultrasonic power. The ultrasonic power available to make the bond is dependent on the power setting of the oscillator power supply and the frequency adjustment of the tool. The force used is large enough to hold the wire in place without slipping and to couple the ultrasonic energy into the bonding site without causing deformation of the wire. It is generally of the order of tens of grams force. The specific values selected depends on the size and the design of the bonding tool face, the size and the hardness of the wire and the sensitivity of the substrate. High power and a short bonding time is usually preferred to avoid metal fatigue and to prevent the initiation of internal cracks. Lower power nevertheless gives a large pull strength when a good surface finish exists.

# F3.3. Combination of Thermocompression and Ultrasonic Bonding.

The third method is the combination of ultrasonic and thermocompression wire bonding. In ultrasonic ball bonders the ultrasonic heat is identical to the usual type except a straight-wire capillary is used, as on a thermocompression bonder. Also included is the flame-off device necessary to form the ball on the gold wire. Whereas in straight ultrasonic gold-wire bonding it is difficult to bond gold wire of less than 0.002 in. diameter, on an ultrasonic ball bonder 0.001 in. diameter gold wire is usually used. The differences are in the capillary design and the fact that, in general, a heated stage is used. This process is almost a complete combination of both thermocompression and ultrasonic bonding, i.e., a heated stage, a capillary-type tool, and an ultrasonic transducer. The only thing missing is the heated capillary, which becomes unnecessary with an ultrasonic transducer.

#### F4. BOND FAILURE MECHANISMS

Wire bonds involve 20-30% of the microelectronic package failures. [14] Wire bond failures can be divided into two categories. The first are the failures that result from a poorly controlled or poorly designed manufacturing process that may result in an early device failure. The second category consists of the failure modes that cause adequately made bonds to fail by contamination and/or environmental stresses during the operating life of the device.

### F4.1. Failure Mechanisms Due to the Manufacturing Process.

The bond strength depends on the materials and process variables associated with the substrate-metallization-wire composite structure. For example an adequate gold bond requires a bonding load large enough to produce a good interfacial conformity and a bond interface temperature high enough to effect contaminant dispersal. The purpose of compression in the bonding process is always to increase the area of contact, so as to produce a bond between area elements of fresh metal. The surface films get disrupted during the process and the bond occurs between patches of fresh metal. In the process of thermocompression bonding English [22] discovered that the bonding

temperature or the tool load substantially lower than optimum values resulted in an inadequate bond. It was found that if bonding was attempted at an extra low temperature with a corresponding load increase, little or no bonding took place. It was found that heating was not required for welding of very clean surfaces. These observations are consistent with the view that heating is required for dispersing surface contaminants. Alternatively, use of very low tool loads and high bond temperatures also resulted in bond failure and/or low bond strength. The bonding process was found to be due to a shear displacement at the intended bond interface which disrupted the contaminant layers and contributed to the bond formation. English^[22] noted that leads and metallized substrates were stored in air typically for days, prior to interconnection. The surface therefore carried many adsorbed gases and, in particular, water vapor. When the substrate and the lead frame were heated the bond strength increased with temperature and the time of bake. Post-bond baking did not increase the bond strength significantly if the tool load was too low. It, however, did increase the bond strength of bonds made at low bonding temperatures.

Lang and Pinamaneni [16] identified parameters affecting wire bond strength during manufacture. These included cleaning and copper plating of the lead frames, die attach cure conditions, atmosphere during bonding, surface finish of the lead frame, bonding time, bonding force, bonding pressure, and temperature. They identified that the presence of an inert atmosphere was essential to prevent oxidation of the lead frame. Further, it was found that a lead frame with a coarse surface finish gave greater bond strengths compared to that with a smooth surface.

Weiner and Clatterbaugh^[18] defined those machine parameters that could affect the shear strength of ball bonds. It was found that an increase in the ultrasonic power resulted in an increase in the shear strength of the bond. The substrate temperature was also found to affect the bond shear strength. The pedestal which supports the substrate during bonding is heated to enhance the formation of metallurgically sound bonds. The increase in pedestal temperature increases the shear strength. Occasionally it was found necessary to leave the substrate on the heated pedestal for periods longer than can be

considered normal. The effect of the extended residence on the pedestal was determined. The results indicated that that even with times up to three hours, there was no significant change in the bond shear strength. The effect of contamination, cleaning techniques and burn in on the ball shear strength was observed. It was observed that an increase in the contaminant concentration resulted in a decrease in the shear strength. The cleaning procedures used to remove the contaminants were found to vary in effectiveness, as measured by the restoration of the shear strength, depending on both the metallization and the contaminant type. Solvent cleaning was found to be the least effective method for restoring the ball shear strength to uncontaminated levels. UV-ozone used for the cleaning process was found to improve the bond shear strength most significantly. The shear strength of the bonds was found to increase after burn-in. The change in the bond shear strength, as a result of burn-in, was found to be highly dependent on both the type of the contaminant and the substrate metallization.

Poonawala^[20] identified the failure of wire bonds in cannon launched devices as result of long wire distances, which caused large wire bonds and die misalignment from the center of the package cavity, skewing the wire routing and bringing some wires too close to the adjacent bond pads on the package. Two failures mechanisms were discovered during the centrifugal testing: wires collapsed straight down and created a possibility of shorting to the cavity bottom, and wires collapsed sideways and created a possibility of shorting to adjacent bond pads or adjacent wire bonds.

Deroian^[17] stated that a low bond pull force could result from bonding tool pressure not uniformly compressing the wire onto the pad. Further, the organic films on the bonding surfaces were found to impair the bond strength. Koch, Richling, Whitlock and Hall^[2] conducted experiments on the molding process of epoxy encapsulation of a 28 lead DIP package using a chase mold. The molding parameters considered were transfer time, mold temperature, mold compound preheat temperature and transfer pressure. Other factors considered included material flow characteristics and the kinetics of the molding compound. The experimental data showed that too fast a transfer time as measured with the mold compound in the mold increases the number of bond

failures. Further it was evident that high material preheat temperatures and high transfer pressure increased the number of bond failures. The results showed that the temperature variations across the cavities increased the variation of bond failures from one cavity to the next. It was also found that these parameters were interdependent because viscosity and flow characteristics are dependent on heat transfer and hydrostatic pressure. Also, the analysis of the material inside the mold showed that greater than 90% of the failures occurred on the opposite side of the die from the mold gate (figure F-7).

Ching and Schroen^[1] Reported a theoretical bond stress model developed by Dr. L.T. Beng. The model is based on the Hertz theory of contact pressure between two spheres modified to represent the geometry of a ball bond/bond pad interface, as depicted in figure F-8. The following simplifying assumptions were made to facilitate solution:

- (1) The ball was assumed to be in contact with a silicon pad.
- (2) The ball was assumed to be fully formed to a spherical shape at point of first contact with the pad.
- (3) The ball was assumed to maintain a spherical shape during application of the bonding force and resultant deformation of the bond pad surface.
- (4) The Al-Si diffusion zone was assumed to be .001 inch thick and fully formed at time of inital contact.
- (5) The ball/pad contact area was assumed to be circular and equal in diameter to either 2 or 3 times the wire diameter.
- (6) Both ball and intermetallic were assumed to be elastic and to possess the mechanical properties of the gold wire.
- (7) The intermetallic diffusion zone was assumed to form a spherical interface with the underlying silicon.
- (8) The effects of applied ultrasonic energy on local bulk temperature and stresses were neglected.

The magnitude of the compression, tension and shear stress as a function of depth below the contact surface was evaluated at two values of bond force. As

expected, the maximum compressive and tensile stresses occurred at the surface and the maximum shear stress occurred at a depth below the surface that was considerably less than the assumed thickness of the intermetallic diffusion zone, i.e. all maximum stresses occurred in the intermetallic zone. The model predicted the existence of significant shear stress levels at the interface between the intermetallic zone and the underlying silicon, suggesting that excessive bonding force was a probable source of microcracks in the silicon. The data obtained from the model at 5 grams and 50 grams bonding force are shown in figure F-8.

The conclusion drawn from this model was that to reduce bond pad cracking the bonding force must be minimized to the lowest feasible value. The manufacturing data included parameters such as time to reach touchdown after ball formation, the moisture content, etc. It was shown that hardness of the gold ball at touch down also contributed to stress exerted on the pad. The factors that contributed to the hardness of the gold ball were the wire impurity level, the temperature of the gold ball at touch down, and the grain size as determined by the rate of cooling.

# F4.2. <u>Failure Mechanisms Due to Environmental Stresses and Other Conditions</u> During Operating Life.

One of the failure mechanisms is the cracking of the bond pad. The bond failure in this mechanism is characterized by cracking of the underlying pad structure. Koch and Richling found that silicon nodule precipates from the metallization in the pad acted as points of high stress during the bonding of wire to the pad regions. Si nodules with about 1  $\mu$ m diameter, which grew by annealing after metal deposition, were distributed uniformly before bonding. After the bonding process was complete it was observed that Si nodules decreased in the area of bonding and damage on the insulator was observed.

Another failure mechanism is the lifting of the bond. In this mechanism the gold aluminum intermetallic that has been formed during bonding continues its growth during baking and consumes all the aluminum that is left on the pad into a solid solution. The bond pads have oxides below the metallization

which act as insulating media. This permits the MLO (multi-level-oxide) to come into direct contact with the Au-Al intermetallic. As the devices are subject to additional shear stress during temperature cycling, the adhesion between these two materials weakens, the ball is lifted during bond pull test or other loading conditions, and the oxide is exposed.

Metallurgical cracks in the heel of the first bond of the Al ultrasonic bonds was found to be a failure mechanism in bonds by Harman. [21] Cracks were found to be a result of excessively flexed wire during loop formation especially when the second bond was significantly lower than the first. The flexure was caused by operator motion of the micropositioner or by bonding machine vibration just before or during bonding tool lift-up from the first bond. The sharp metallurgical microcracks were hypothesized to propagate through the wire and cause failure during device operating life. Another metallurgical failure identified by Harman was crystallographic damage to silicon under the bonding pad caused as a result of overbonding. This is often referred to as cratering because in severe cases a hole is left in the silicon substrate after a bond is removed. Cratering in thermocompression bonding was found to result from using too high a bonding force or too great an impact velocity of the tool with respect to the substrate. Cratering could also be caused by too small a ball which allows the hard bonding tool to contact the metallization. In ultrasonic bonding, cratering was found to be a result of too hard a wire which required high power and large bonding force. Wire bond failures resulting from poor process control during wafer fabrication were found to occur if bond pad metallization was poorly adherent or was far too soft or too hard. Poor metallization adherence was found to be a result of improper sintering time and temperature and lack of substrate cleanliness. Another cause for poor bond adhesion was found to be incomplete removal of glassivation or other surface contamination from the bonding pads. Thermocompression bonds were found to be more susceptible to failure from this cause than ultrasonic bonds.

Panousis and Bonham^[23] reported thermocompression bondability degradation with tantalum nitride-chromium-gold metallizations after a two hour air stabilization bake at a temperature of over 250°C. The problem was traced to

a layer of chromium-oxide resulting from diffusion of chromium through the 3  $\mu$ m layer gold and its subsequent oxidation at the surface.

Electrical leakage failure during functional test constitutes another failure mechanism of wire bonds. Bonds with no visible evidence of damage or mechanical weakness were found to have intermittent electrical leakage. Leakage failure became significant in devices with an MLO-free bond pad. Failure analysis of these leakage failures revealed that there were no cracks on the pad. The leakage problem is the result of poor insulation from the Si substrate due to the lack of an MLO layer underneath the bond pad.

Cunningham^[25] suggested that metallurgical (Kirkendall) voids, were a cause of bond failure. These voids were formed by the different diffusion rates of gold and aluminum as each diffuses into the other. Under various circumstances the voids may appear on either the gold or on the aluminum side of the bond region.

Aluminum wire bonded to a conventional gold metallization cavity in cerdips (ceramic dual in-line packages) has been a well known reliability hazard due to "Purple plague" which is a brittle gold aluminum intermetallic which sometimes forms at an interface of a gold-aluminum thermocompression bond. This intermetallic appears purple in the crystalline form. Two types of plague-induced bond failures have been observed. In the first, the bond may be mechanically strong, but it can have a high electrical resistance or even be open circuited. In this case, which typically occurs with gold-wire bonded to thin aluminum metallization, voids form around the periphery limiting the available conduction paths. In the second type of failure, the voids lie beneath the bond. In this case the bond can fail due to mechanical weakness.

The Ag-Al system failure is very different in nature compared to Au-Al system, which is known to fail due to Kirkendall voiding of the diffusion front.  $^{[9]}$  The high resistance in the Ag-Al bond occurs due to oxidation of the Ag-Al alloy, resulting in a thin, insulating oxide layer which completely envelops the alloyed zone.

According to Griffith's theory of brittle fracture, the fracture stress is directly related to Young's modulus of the material. The phospho-silicate glass (PSG) layer beneath the bond pad has a lower Young's modulus than the thermal oxide layer due to the inherently lower density and high impurity concentration of phosphorous in the PSG oxide (figure F-9). The number of bond failures increases as a function of phosphorous concentration in the PSG film. The PSG layer will fracture and the cracks will propagate through the PSG at a lower applied stress compared to the thermally grown  ${\rm SiO}_2$  layer.

A failure mechanism in dry air was found to be due to selective oxidation of the Ag-Al alloy and activation energies were measured for various atmospheres. [3] Moisture was shown to decrease the activation energy. When the package absorbs much water before soldering, soldering heat stress causes a peeling off phenomenon of the wire ball from the Si substrate or insulator. The quality of bond will affect the bond failure rate. The Ag-Al substrate bond system has been studied and demonstrated to show an increasing resistance with time. This process is a thermally activated process and was used to assess the long term reliability of microcircuits. The resistance of the bond in this system was shown to change from negligible (0.1 ohm) to 20 ohms or higher. Forrest [8] found that there was no discernable resistance change until a critical time is reached when it rises in a dramatic manner to bond resistance values ranged as high as 20 ohms or more.

Shukla and  $Deo^{\begin{bmatrix} 3 \end{bmatrix}}$  found that the failure mechanism in dry air to be due to selective oxidation of the Ag-Al alloy. The expression for critical time was given as

$$t_{cr} = t_{o}^* \exp(\Delta H/KT)$$

where:

to: a temperature independent constant

ΔH : activation energyK : Boltzmann constantT : absolute temperature

The change in the resistivity of the Ag-Al binary system was found to be negligible till a particular critical time is reached, after which it rose to a very large value.

Koyama and Shiozaki^[6] stated that the number, size of the damage and cratering were affected by the applied ultrasonic energy which caused Si nodule damage to the insulator material.

Forrest^[8] noted that another failure mechanism was that of corroded wire bonds. Corrosion opened one end of the wire completely and occasionally both ends of the wire permitting the wire to move freely within the package volume causing intermittent electrical short circuits. It was found that chlorine ions had concentrated around wire bonds during the high purity water rinse. Capillary action of the wire bond to water interface concentrated any dissolved chlorine at that point causing the formation of AlCl₂ during elevated temperature encountered during burn-in. Exposure of the conductor material to a chlorine environment caused a replacement chemical reaction converting copper oxide to copper chloride at the substrate interface, the presence of which caused the Al wire bonds to corrode or develop high resistance intermetallics. Another failure mechanism noted was electrical noise in the output of the circuit. The cause was detected to be the formation of intermetallics due to high chlorine concentration around bonds in a ball and socket configuration. This type of bond exhibits high mechanical strength in conjunction with low conductivity due to formation of resistive compounds at the interface. When such a bond was subjected to non-destructive bond pull test, an apparent healing of noise occurred due to reduction of the bonding resistance by motion of the wire relative to the bonding surface.

Moore [19] found that hybrid circuit metallization was very susceptible to aqueous corrosion. A few contributing factors include the applied potential of the circuit power source to drive the corrosion reaction, the close proximity of the biased circuit conductors, ionic process residuals, microscopic and macroscopic galvanic couples and the small mass of the conductors. It was stated that under these conditions any quantity of electrolyte to provide ionic transport could present a significant reliability

problem. The corrosion reaction, dissolution and plating, was found to proceed at a distance up the wire from the die surface. The effect was due to a thin layer of die coat which had wicked up the wire surface. Another failure mechanism was that of silver dendrite growth from the wire bond pads of an integrated circuit. An epoxy was used to attach the gold backed die to the chip carrier die pad. After the epoxy cure the package was oxygen plasma cleaned and rinsed in DI water. The wet package was then placed in an oven to dry. It was at the drying stage that silver dendrite growth was observed. The dendrites extended out over the glass passivation layer. Another site for the corrosion was the copper winding of the chip coil. This was a type of the localized attack called pitting. The ionic process residues participated in the localized attack of the copper at the pitting sites.

Harman^[21] found that vibration forces that occur in the field are seldom severe enough to cause metallurgical fatigue or other bond damage. In general, large components of assembled systems were found to fail before such forces were sufficient to damage the bonds. Schafft^[24] calculated the resonant frequency as well as centrifuge induced forces for gold and aluminum wire bonds having various geometries. The minimum excitation frequency that might induce resonance and thus damage to gold wire bonds having typical geometries was found to be in the range of 3 to 5 kHz. For most aluminum wire bond geometries, the resonant frequencies required to damage the bonds were found to be greater than 10 kHz. Excitation frequencies encountered in military electronic equpment during ground operation and transportation are between 5 Hz and 55 Hz, and in airborne operation and transportation are between 5 Hz and 2000Hz. Hence, for usually employed bond wire materials, diameters and span lengths, the wire resonance is unlikely to be excited.

Harman^[21] stated that in the case of hermetic devices, even if the package does not contain any corrosive materials, metallurgical bond failure modes may result from the effect of high temperature or cyclic temperature changes. If the external temperature is greater than about 150°C for long periods of time, the wire bond will partially anneal, producing a bond that is mechanically weaker in a bond pull test. Coucoulas^[35] however found that in the case of ultrasonic bonds, the work hardening and other strains in the thinned layer

were partially annealed, resulting in a more reliable bond.

Wire bond_failures due_to temperature cycling were studied by Gaffney. [31] Villella, [32] Ravi, [33] and Phillips. [34] All of them worked on 0.001 in diameter aluminum, 1% silicon, wire bond metallurgical flexure-fatique failures that resulted from repeated wire flexing due to the different coefficient of thermal expansion between the aluminum wire and the header as the device heated up and cooled down. The maximum flexure, and therefore the failure, was found to occur at the thinned bond heels. The heel of the chip bond was found to experience a greater temperature excursion and therefore was more prone to fail than the heel of the pad bond. Villella [32] ran extensive statistical tests with cycled devices and determined that aluminum ultrasonic bonds were more reliable in this service than aluminum thermocompression bonds. Ravi^[33] experimentally investigated the metallurgical flexure fatigue of a number of aluminum alloy wires and showed that aluminum, .1% magnesium alloy wires was superior to the commonly used aluminum, 1% silicon alloy. Phillips [34] calculated wire bond geometry effects and recommended that the loop height be at least 25% of the bond to bond spacing to minimize the bond flexure.

Another wire bond metallurgical failure mode was identified by Adams  $^{[26]}$  for gold wire in plastic encapsulated devices. A typical case of metal fatigue was encountered when the device was made to undergo thermal cycling. Adams calculated that for a  $\Delta T$  of 100°C the stress due to different expansion coefficients of the wire and plastic would almost equal the breaking load of the wire, assuming that the plastic was bonded to the wire. At Westinghouse, this falure mode has been observed in packages which have been epoxy-filled.

Mantese and Alcini^[15] found that accelerated Al oxidation occurs as the temperature of the bond material is elevated causing the degradation of contact. Al melts at 660°C and oxidizes readily at lower temperatures, making it unsuitable for devices which experience high temperature. Other parameters found to affect bond quality are the bonding time, ultrasonic power, tool length, tool wear and type of substrate material.

It is clear that a considerable effort has been expended to analyze bond failure mechanisms. Yet, in spite of all the work done, a unifying deterministic failure rate model for wire bonds has not been proposed. Presently, MIL-HDBK-217E serves as a standard for reliability prediction of microelectronic packages but, except in the case of hybrid microcircuits, it does not account for the role of wire bonds in device failure. This report presents an alternative to the MIL-HDBK-217E model. A deterministic approach to failure modeling has been used so that the model can be used to predict the reliability of microelectronic packages during the design phase. This will permit reliability optimization prior to the committal of a design to production.

#### F5. MODEL DEVELOPMENT

In this study wire bond failure models have been developed. The models address single metal bonds and the fatigue related damage which occurs when bonds between two dissimilar materials (bi-metal bonds) are formed. The models determine the number of cycles to failure as a result of the various bond failure mechanisms. The failure mechanism for which the predicted number of cycles to failure is the least value is the probable failure mechanism for the wire bond being analyzed.

### F5.1. Concept of Failure Prediction Using the Cycles to Failure Approach.

Failure of the wire bond occurs predominantly as a result of fatigue caused by repeated flexure of the wire, shear stresses generated between the bond pad and the wire and shear stresses generated between the bond pad and the substrate, all resulting from temperature cycling. Flexure of the wire will produce stresses at the heel of the bond in the case of wedge bonds and stitch bonds. Reversals in the bending stresses cause the eventual fatigue (breakage) of the wire at the heel. Due to the absence of any reduced section on the ball bond failure due to flexure is uncommon for the ball bond (figure F-10).

Shear stresses between the bond pad and the substrate result from the

differences in the coefficients of thermal expansion between the substrate and the bond pad. This in turn results in the eventual detachment of the bond pad from the substrate, increase in the thermal resistance between the die and the substrate or the cratering of the substrate.

Shear stresses between the wire and the bond pad result from the differential thermal expansion between these two elements.

In encapsulated packages, if the encapsulant is in contact with the wire, the differential thermal expansion between the encapsulant and the wire can cause axial fatigue of the wire. This failure mechanism will not occur in encapsulated packages with a low modulus coating covering the wire. Since encapsulation without a low modulus buffer coating is an unacceptable practice, this mechanism is not further considered. The number of cycles to failure of a microelectronic package depends on the environmental conditions, the geometry of the wire bond and the materials of the substrate, wire and the bond pad. The fatigue failure prediction models take into account the environmental conditions and the geometry of the bond, which is consistent with the fact that the number of failures vary with the environmental conditions to which the wire bond is subjected. The stresses generated are a function of the geometry of the wire bond, the temperature fluctuation and the material properties.

The number of cycles to failure as a result of each of these mechanisms are calculated, compared, and the lowest value is the dominant failure mechanism. Any component subjected to temperature change would be acted upon by each of these failure modes simultaneously. These failure mechanisms act independent of each other. A component failure would result if the bond fails due to any of these mechanisms. The dominant mechanism would depend on the operating environment, the materials in consideration and the condition of the bond which is an implicit function of the the operating conditions.

#### F5.2. Failure Prediction Models for Wire Bonds.

F5.2.1. Flexure Induced Failure Prediction Model for Wire Bonds.

A wire bond subjected to temperature cycling undergoes flexure fatigue. An increase or decrease in temperature causes the wire to expand and contract. This, coupled with the differential expansion between the wire and the bond pad, would cause the wire to flex as result of temperature cycling. Inherent as it is in the process, the cross-section of the wire is greatly reduced near the bond site. This makes it the weakest point on the wire and hence the most probable site for failure due to flexing in the wire.

Consider a wedge bond as shown in figure F-11. The two positions shown in the figure indicate the bond wire orientation before and after being subjected to the temperature change,  $\Delta T$ . If the curved length of the wire considered was to be assumed the same before and after flexure, then

$$\rho \Psi = \rho_0 \Psi_0 \tag{F5.1}$$

where:

p is the initial radius of curvature

 $\rho_{\Omega}$  is the final radius of curvature

 $\psi$  is the initial angle subtended by the wire with the substrate.

 $\psi_{\text{O}}$  is the final angle subtended by the wire with the substrate.

The theory of curved bending was applied to evaluate the stresses in the wire. The stresses would be maximum in the outer portion of the wire towards the center of curvature. The stresses at this inner portion of the surface of the wire would be

$$\sigma = \frac{E(\bar{r} - \rho) d\psi}{\rho_0 \psi_0}$$
 (F5.2)

$$\sigma = \frac{E r (\psi - \psi_0)}{\rho_0 \psi_0}$$
 (F5.3)

where:

r is the radius of the centroidal axis.

 $\rho$  is the radius at a desired section of the wire.

r =the radius of the wire (figure F-12)

$$= \bar{r} - \rho$$

Schafft $^{[24]}$  derived the relation between the initial angle and the final value of the angle subtended by the wire.

$$Cos \psi = (Cos \psi_O)(1 - (\alpha_W - \alpha_S)\Delta T)$$
 (F5.4)

On substituting equation (5.4) into equation (5.3) we get,

$$\sigma = \frac{E r ((Cos^{-1} ((Cos \psi_0)(1 - (\alpha_W - \alpha_S) \Delta T))) - \psi_0)}{\rho_0 \psi_0}$$
 (F5.5)

where E,  $\alpha_{W},\alpha_{S}$  and  $\Delta T$  are defined following equation F5.8.

$$\varepsilon_{f} = \frac{r ((\cos^{-1} ((\cos \psi_{0})(1 - (\alpha_{W} - \alpha_{S}) \Delta T))) - \psi_{0})}{\rho_{0}\psi_{0}}$$
 (F5.6)

where  $\varepsilon_f = wire strain$ 

$$= \sigma/E$$

This can be simplified into

$$\varepsilon_{f} = \frac{r}{\rho_{O}} \left[ \frac{\cos^{-1} ((\cos \psi_{O})(1 - (\alpha_{W} - \alpha_{S}) \Delta T))}{\psi_{O}} - 1 \right]$$
 (F5.7)

Examination of the geometry of typical bond wire installations suggests that a value of  $\psi_O$  = 15 degrees suitably represents this parameter for most microcircuit wire bond configurations. In Appendix F-1 it is shown that  $\rho_O$  = 35.1mm (1.382 in) suitably represents this parameter.

Incorporating the above values simplifies equation F5.7 as follows:

$$\varepsilon_{f} = \frac{r}{35.1} \begin{bmatrix} -\cos^{-1}(0.966(1 - (\alpha_{w} - \alpha_{s}) \Delta T)) & -1 \\ -\cos^{-1}(0.966(1 - (\alpha_{w} - \alpha_{s}) \Delta T)) & -1 \end{bmatrix}$$
 (F5.7a)

If 
$$\Delta \alpha = \alpha_W - \alpha_S = 0$$
, then  $\epsilon = 0$   
If  $\Delta T = 0$ , then  $\epsilon = 0$ 

The strains reduce to zero when the temperature difference or the difference in the coefficients of thermal expansion reduce to zero. This is a  $\Delta\alpha$ ,  $\Delta T$  driven failure mechanism.

The number of cycles to failure can be related to the stress in fatigue calculated using this cycles to failure model, by Basquin's relation^[37]:

$$N_{f(flex)} = A_1 (\epsilon_f)^n l$$
 (cycles to failure) (F5.8)

where:

 $N_{f(flex)}$  is the number of cycles to failure in flexure.

 $\epsilon_{\text{f}}$  is the strain computed from equation (F5.7)

A₁ is a constant for a particular material.

n, is a constant for a particular material.

A, is the constant for a particular material combination, Table 4.5-4

 $n_1$  is a constant for particular material combination, Table 4.5-4.

E is Young's modulus, from Table 4.5-1.

r is the radius of the wire.

 $\psi_{\text{O}}$  is the angle of the wire with the substrate.

 $\alpha_{_{W}}$  is the coefficient of thermal expansion of wire from Table 4.5-1.

a is the coefficient of thermal expansion of the substrate from Table 4.5-2

 $\Delta T$  is the temperature difference encountered from Table 4.5-17.

 $\rho_{\Omega}^{}$  is the initial radius of curvature of the wire.

F5.2.2. Failure Prediction Model for Shear Between the Bond Pad and the Substrate.

A component subjected to a temperature change would experience shear stresses between the bond pad and the substrate as a result of the differential expansion. These shear stresses are a result of the large difference in the coefficients of thermal expansion.

Ravi and Philofsky  $^{[30]}$  related the shear strain in fatigue to the temperature change encountered by the relation

$$\varepsilon_{fs} = K \Delta T$$
 (F5.9)

where:

 $\Delta T$  is the temperature change encountered by the component, Table 4 5-17

K is the material constant from Table 4.5-6.

 $\epsilon_{\mbox{fs}}$  is the strain as a result of shear between the bond pad and the substrate.

The constant K is an experimental value which was estimated for other bond pad material-substrate combinations. The value of K was calculated theoretically for the aluminum-silicon dioxide combination, for which the experimental value was given in [30]. A ratio of the theoretical value to the experimental value would therefore factor out the parameters which were not accounted for in the theoretical calculation. The calculated factor, if applied to the theoretically calculated value for other material combinations, would yield a value close to the true experimental value. This strategy was used to calculate the value of the constant K for the various bond pad material and substrate combinations as shown in Table 4.5-6.

The shear stress in fatigue can be related to the number of cycles to failure using Basquin's relation.

$$N_{f(shear)s} = A_2 (\epsilon_{fs})^{n_2}$$
 (cycles to failure) (F5.10)

where:

 $N_{f(shear)s}$  is the number of cycles to failure as result of shear between the bond pad and the substrate. As is a constant for a particular material, Table 4.5-5. is the shear strain calculated from the equation (F5.9). Is a constant for a particular material, Table 4.5-5.

#### F5.2.3. Failure Prediction Model for Shear Between the Wire and the Bond Pad.

Bi-metal bonds experience large stresses as a result of differential thermal expansion between the wire and the bond pad. The bond is thus subjected to large shear stresses (figure F-13). The shear stresses vary in magnitude along the surface of the bond pad. They are maximum on the boundary of the bond pad and sharply decrease to more or less a constant value a short distance from the edge. The complex mechanics of the shear mechanism and the lack of experimental data forced the modeling effort to use a uniaxial model for the situation. From classical thermal analysis,

$$l_{Sub}$$
 ( $\Delta T$ )  $\alpha_{Sub} - \frac{pl_{Sub}}{A_{Sub} E_{Sub}} = l_{wire}$  ( $\Delta T$ )  $\alpha_{wire} + \frac{pl_{wire}}{A_{wire} E_{wire}}$  (F5.11)

The substrate being in the bulk, the stresses are evaluated between the substrate and the wire instead.

where:

 $E_{sub}$  is Young's modulus of the material of the substrate.  $\Delta T$  is the temperature change encountered due to the operating conditions.

 $\alpha_{\text{sub}}$ ,  $\alpha_{\text{wire}}$  are the thermal coefficients of expansion of the substrate and wire, respectively.

$$\sigma_{\text{wire}} = \frac{(\Delta T)(\alpha_{\text{wire}} - \alpha_{\text{Sub}})(1/A_{\text{wire}})}{(1/(A_{\text{wire}}E_{\text{wire}})) + (1/(A_{\text{Sub}}E_{\text{Sub}}))}$$
 (F5.11a)

Young's modulus of silicon is  $15.5 \times 10^6$  psi and the silicon being in bulk  $A_{sub}E_{sub} >>> A_{wire}E_{wire}$ . The second term in the denominator is therefore neglected. Since  $E=\sigma/E$ , the expression for the strain in the wire is reduced to

$$\varepsilon_{\text{wire}} = \Delta T (\alpha_{\text{wire}} - \alpha_{\text{sub}}).$$
 (F5.12)

The strain generated in the wire can be given as

$$\varepsilon = |\alpha_{w} - \alpha_{c}| \Delta T$$
 (F5.13)

where  $\alpha_{w} = \alpha_{wire}$  and  $\alpha_{s} = \alpha_{sub}$ .

This strain is a tensile strain therefore the shear strain from the Mohr circle is

$$\varepsilon_{fs} = (1/2) \mid \alpha_{w} - \alpha_{s} \mid \Delta T$$
 (F5.14)

The number of cycles to failure can be calculated from Basquin's relation using equation F5.10.

The model in usable form is:

$$N_{\text{fshear}} = A_2(\epsilon_{\text{fs}})^{n_2}$$
 (cycles to failure) (F5.10)

where:

$$\varepsilon_{fs} = (1/2) \mid \alpha_w - \alpha_s \mid \Delta T$$
 (F5.14)

where:

N_{fshear} is the number of cycles to failure due to shear.

- $\epsilon_{fs}$  is the shear strain in fatigue.
- $A_2$  is a constant depending on the material from Table 4.5-5.
- $n_2$  is a constant depending on material from Table 4.5-5.
- E is Young's modulus of the material from Table 4.5-1.
- $\alpha_{\rm w}$  is the coefficient of thermal expansion of the wire from Table 4.5-1.
- $\alpha_{\rm S}$  is the coefficient of thermal expansion of the substrate from Table 4.5-2.
- $\Delta T$  is the temperature difference encountered by the component from Table 4.5-17.

#### F6. FAILURE PREDICTION STRATEGY FOR WIRE BONDS.

The number of cycles to failure as a result of each of these mechanisms is calculated, and compared. The lowest value represents the dominant failure mechanism. All these mechanisms act simultaneously and independent of each other; nevertheless, a failure as result of any of these mechanisms would constitute a failure of the wire bond. The dominant mechanism would depend on the operating environment, the materials in consideration and the condition of the bond which is an implicit function of the operating conditions. The dominant mechanism would, therefore, shift with a change in operating environment and the materials under consideration. The analysis methodology is illustrated in Figure F-14.

#### F7. FUTURE WORK

- The manufacturing parameters need to be evaluated to account for their effect on the failure prediction.
- 2. Coffin-Manson relations, parameters that need to be evaluated are  $A_1$ ,  $A_2$ ,  $n_1$  and  $n_2$
- 3. Evaluation of the constant K for the biaxial stress state.
- 4. Finite element methods are required for more detailed analysis.
- 5. Fracture mechanics concepts are required to address interface failures.

#### F8. REFERENCES:

- [1]. T.B. Ching & W.H. Schroen "Bond Pad Structure Reliability", Proceedings, International Reliability Physics Symposium, IEEE, 1988, [pp.64-70].
- [2]. T. Koch, W. Richling, J. Whitlock & D. Hall "A Bond Failure Mechanism"; Proceedings, International Reliability Physics Symposium, IEEE, 1986, [pp.55-60].
- [3]. R. Shukla & J.S. Deo "Reliability Hazards of Silver-Aluminum Substrate Bonds in MOS Device"; Proceedings, International Reliability Physics Symposium IEEE, 1982, [pp.122-127].
- [4]. "Handbook of Materials & Processes For Electronics" Ed. by Charles A Harper, McGraw-Hill Book Company, 1970.
- [5]. "Handbook of Components For Electronics" Ed. by Charles A. Harper, McGraw-Hill Book Company, 1977.
- [6]. H. Koyama, H. Shiozaki, I. Okumura, S. Mizngashira, H. Higuchi and T. Ajiki, "A New Bond Failure Wire Crater In Surface Mount Device"; Proceedings, International Reliability Physics Symposium IEEE, 1988, [pp.59-63].
- [7]. R.J. Thompson, D.R. Cropper and B. Whitaker "Bondability Problems Associated with the Ti-Pt-Au Metallization of Hybrid Microwave Thin Film Circuits"; Proceedings, Electronic Component Conference IEEE, 1981, [pp.1-8] IEEE Catalog No. 81CH1671-7.
- [8]. Neil H. Forrest, "Reliability Aspects of Minute Amounts of Chlorine on Wire Bonds Exposed to Pre-seal Burn-in" International Journal of Hybrid Microelectronics, Volume No. 2 Nov. 1982, ISHM, [pp. 549-551].
- [9]. ASME Handbook "Metals Properties" McGraw-Hill Book Company 1954
- [10]. Y.C. Fung, "Foundations of Solid Mechanics" Prentice-Hall Inc. 1965
- [11]. O.C. Zienkiewicz "The Finite Element Method" McGraw-Hill Book Company, 1977.
- [12]. J.D. Lee, "Three Dimensional Finite Element Analysis of Damage Accumulation in Composite Laminate" Computers and Structures, Vol. 15, No.3, 1982.


- [13]. E. Hinton and D.R.J. Owen "Finite Element Programming" Academic Press, 1977.
- [14]. S.B. Stockman D.E. Rash, "Microcircuit Device Reliability Trend Analysis 198", U.S. Air Force, Rome Air Dev. Ctr., RAC Report MDR-21, [p. 135].
- [15]. Joseph H. Mantese and William V. Alcini, "Platinum Wire Wedge Bonding a New IC and Microprocessor Interconnect Journal of Electronic Materials, vol. 17, no. 4, 1988, IEEE/TMS (AIME).
- [16]. Bill Lang Subbarao Pinamaneni, "Thermosonic Gold Wire Bonding to Precious Metal Free Copper Lead Frames."; Proceedings, Electronic Component Conference IEEE, 1988, [pp.546-551], IEEE Catalog No. 0569-5503/88.
- [17]. David Deroian, "A Study of Several Failure Mechanisms Involving Gold Thermocompression Bonding to a Sintered Mesa Structure", Proceedings, International Symposium Testing & Falure Analysis, ASM International, 1988.
- [18] J.A. Weiner, et al, "Gold Ball Bond Shear Strength-Effects of Cleaning, Metallization and Bonding Parameters." Proceedings, Electronic Component Conference, IEEE, 1983 [pp 208-219].
- [19]. Kevin D. Moore, "Interconnection Failures in Circuit Assemblies";

  Proceedings, Electronic Component Conference IEEE, 1988, [pp.521-526]
- [20]. Mazher Poonawala, "Evaluation of Gold Wire Bonds in IC's Used in Cannon Launched Environment"; Proceedings, Electronic Component Conference IEEE, 1983, [pp.189-192]
- [21]. George G. Harman, "Metallurgical Failure Modes of Wire Bonds.";
  Proceedings, International Reliability Physics Symposium IEEE, 1974,
  [pp. 131-141].
- [22]. A.T. English, J.L. Hokanson, "Studies of Bonding Mechanisms and Failure Modes in Thermocompression Bonds of Gold Plated Leads to Ti-Au Metallized Substrates", Proceedings, International Reliability Physics symposium", IEEE, [pp.178-186].


- [23] N.T. Panousis and H.B. Bonham, "Bonding Degradation in Tantalum Nitride Chromium-Gold Metallization System" Proceedings, International Reliability Physics Symposium, IEEE, 1973, [pp.21-25].
- [24]. H.A. Schafft, "Testing and Fabrication of Wire Bonds Electrical Connections-A Comprehensive Survey", National Bureau of Standards (U.S.), Tech Note 726, pp. 80 and 106-109 (1972).
- [25]. J.A Cunningham, "Expanded Contacts and Interconnections to Silicon Monolithic Integrated Circuits "Solid State Electronics 8, pp. 735-745, April 1965.
- [26]. Clark N. Adams, "A Bonding Wire Failure Mode in Plastic Encapsulated Integrated circuits" Proceedings, Reliability Physics Symposium, IEEE, 1973, [pp.41-44].
- [27]. J.R. Howell and J.W. Slemmons, "Evaluation of Thermocompression Bonding Processes"; presented to the 9th Welded Electric Packaging Association Symposium, Santa Monica, California, Feb. 27,1964; Autonetics Report No. T4-240/3110, March 1964.(13)[pp.16.19.27.28.30].
- [28]. P. Hill, "Uniform Metal Evaporation" Proceedings, Conference on Reliability of Semiconductor Devices and Integrated Circuits, vol.2,sect.27,pp.27.1-27.10,June 1964. AD 645222 [pp.16,29].
- [29]. E. Philofsky, "Design Limits When Using Gold-Aluminum Bonds", Proceedings, International Reliability Physics Symposium [pp. 17, 18, 22].
- [30] E.M. Philofsky and K.V. Ravi; "On Measuring the Mechanical Properties of Aluminum Metallization and Their Relationship to Reliability Problems"; Proceedings, International Reliability Physics Symposium, IEEE, 1973" [pp.33-40]
- [31]. J. Gaffeny, "Internal Lead Fatigue Through Thermal Expansion in Semiconductor devices", T. Electronic Devices, ED-15, IEEE, [p. 617] (1968).

- [32]. F. Villela and M.F. Nowakowaski, "Investigation of Fatigue Problems in 1 Mil Diameter Thermocompression and Ultrasonic Bonding of Al-Wire"; NASA Technical Memorandum, NASA TM-X-64566 (1970). Also M.F. Nowakowaski and F. Villela, "Thermal Excursion Can Cause Bond Problems", Proceedings, International Reliability Physics Symposium", IEEE, 1971, [pp.172-177].
- [33]. K.V. Ravi and E.M. Philofsky, "Reliability Improvement of Wire Bonds Subjected to Fatigue Stresses", "Proceedings, International Reliability Physics Symposium", IEEE, 1972, [pp.143-149].
- [34]. W.E. Phillips, "Microelectronic Ultrasonic Bonding", Ed., National Bureau of Standards (U.S.) spl. publ. 400-2 [pp.80-86] (1974).
- [35]. Coucoulas, A.; "Ultrasonic Welding of Aluminum Leads to Tantalum Thin Films", Met Soc of AIME 236, [pp.587-589] (1966).
- [36]. Commercially Available Software From IMSL, Inc., Houston, TX.
- [37]. R.W. Herdzberg, "Deformation and Fracture Mechanics of Engineering Materials," Third Edition, 1989 John Wiley and Sons, pps. 500-511.

Figure F-1



THE WIRE -WIRE BOND ASSEMBLY



PER CENT OF PACKAGE FAILURES ATTRIBUTABLE TO INTERCONNECTS

Figure F-2




Figure F-3 The Wedge Bond




Figure F-4 Thermocompression Wedge Bonding

Hydrogen Bond Tungsten carbide capillary -Post

Figure F-5 THE BALL BONDING OPERATION




Figure F-6 Ultrasonic wedge bonding





Fig. F-7 Location of failed bonds in relation to the incoming material flow during molding. Most of the failures occured on the Vent side of the die.



$$Z \approx 0.3 P_{max}$$
  $P_{max} = 2F/2\pi A^2$ 

$$A = \left[ \frac{3FD_1(1-\mu^2)}{4E} \right]^{1/3}$$
  $D_1 = B + C^2/4B$ 

WHERE E : YOUNG'S MODULUS (GOLD)

PMAX = MAXIMUM HERT & STRESS

F = BONDING FORCE

N = POISSON'S RATIO (GOLD)

## PRINCIPAL STRESSES:

$$\widehat{\sigma_{X}} = \widehat{\sigma_{Y}} = - P_{max} \left\{ \left[ 1 - \frac{2}{A} + an^{-1} \left( \frac{A}{2} \right) \right] (1 + \mu) - \frac{1}{2(1 + 2^{2}/A^{2})} \right\}$$

BOND FORCE F	C=2D					C = 3D				
	MA X  σ ₂ 103 PSI	MAX Tx = Ty 103 PS1	MAX T 103 PS1	10-3 IM	TEB DEPTH 103 PSI	MAX T ₂ 103 PS1	MAX	MAX T 103 PSI	2 10-3 PS4	τ@Β DEPTH 103 PSI
5	76	60	24	0.12	3	45	36	14	0.17	~0
50	186	130	52	0.30	20	*	*	*	*	*

* OMITTED IN REF [1]

### FIGURE F-B

HERTZ STRESS DURING BALL BOND FORMATION




Figure F-9 SCHEMATIC CROSS-SECTION OF THE BOND PAD STRUCTURE




Figure F-10 SCHEMATIC REPRESENTATION OF WIRE BOND FLEXURE

DUE TO

DEVICE TEMPERATURE / POWER CYCLING




Figure F-11 FLEXURE OF THE WIRE DUE TO TEMPERATURE/POWER CYCLING






Figure F-12 THEORY OF CURVED BEAMS APPLIED TO THE WIRE BOND





 $_{\mbox{\scriptsize Fig. F-13}}$  Schematic for the shearing of the gold ball bonds on Al-Au thin film diffusion couples




Figure F-14 Failure prediction strategy for wire assemblies

Downloaded from http://www.everyspec.com

#### APPENDIX F-1

# EVALUATION OF BOND WIRE BEND RADIUS $\rho_{O}$

Consider a wire of length 2L, cross-sectional moment of inertia I, made of an elastic material of stiffness E, bonded at two points separated by a span distance 2D, with a loop height h and wire diameter d, as shown in Figure F-15. When the second attachment bond is completed the curvilinear configuration of the wire induces elastic strain energy in the wire as it settles to a stable configuration. The elastic strain energy stored in the wire is principally due to bending of the wire. It is required to determine the radius of curvature  $\rho_{\rm O}$  at the wire ends and the stress relief height h.

The profile of the wire in its stable configuration can be approximated with a polynominal series. The coefficients in this series will be determined by satisfying all geometric contraints and minimizing the strain energy of the wire. The minimization can be accomplished by using a standard variational scheme such as the Raleigh-Ritz method. Geometric constraints can be imposed by specifying closed form constraints between constant coefficients in the polynominal series and by introducing Lagrange parameters when closed-form constraints are infeasible.

The wire profile is assumed to be approximated by:

$$y = \sum_{i=0}^{n} a_i u^{2i}$$

$$u = X/D$$
(F5.16)

where

Only even powers of x are considered to ensure symmetry about the y-axis.

Then 
$$y' = \frac{dy}{dx} = \frac{dy}{du} \cdot \frac{du}{dx} = \left[ \sum_{i=0}^{n} (2i) a_i u^{2i-1} \right] \frac{1}{D}$$

$$= \sum_{i=0}^{n} (2i) b_i u^{(2i-1)}$$
(F5.17)

$$b_i = \frac{a_i}{D}$$

$$y'' = \frac{d^{2}y}{dx^{2}} = \frac{d}{dx}(y') = \frac{d}{du}(y')\frac{dy}{dx}$$

$$= \left[\frac{2}{2}(2i)(2i-1)b_{i}u^{(2i-2)}\right]^{1/D}$$
(F5.18)

The potential energy of the system can be written as:

$$\pi_{p} = U - W = \frac{1}{2} \int_{X} E \epsilon_{xx}^{2} dV - \int_{X} u_{x} F_{x}^{*} dx$$
 (F5.19)

where

U = strain energy W = work done by applied tractions  $F_X^*$ 

W = 0 since  $F_X^* = 0$ 

Therefore 
$$\pi_p = U = \frac{1}{2} \int_V E \epsilon_{xx}^2 dV = \frac{E I_{xx}}{2} \int_V K^2 ds$$
 (F5.20)

$$K = curvature = \frac{y^4}{[1+(y')^2]^{3/2}}$$
 $ds = \sqrt{1+(y')^2} dx$ 

Then

$$\Pi_{p} = \frac{\epsilon I_{zz}}{2} \int_{-D}^{D} \frac{(g'')^{2}}{\left[1 + (g')^{2}\right]^{3}} \left[1 + (g')^{2}\right]^{1/2} dx$$
(F5.21)

$$= \frac{EI_{22}}{2} \int \frac{\int_{i=0}^{n} (2i)(2i-1)b_{i}u^{(2i-2)}]^{2}}{\left\{1 + \left[\sum_{i=0}^{n} (2i)b_{i}u^{(2i-1)}\right]^{2}\right\}^{5/2}}$$
(F5.22)

or 
$$\frac{2\pi p D}{EI_{zz}} \int_{-1}^{1} \frac{V_{i}(b_{i}, u)}{V_{z}(b_{i}, u)} du$$
 (F5.23)

Where  $V_1$  and  $V_2$  are functions of  $b_i$  and u as given in equation F5.22.

Integration of equation F5.23 is done numerically using a fifteen point Gaussian Quadrature scheme. We note that minimizing  $\pi_p$  is the same as minimizing the fuctional;

The following geometric constraints are applicable:

$$y = 0 \text{ at } x = 0$$
 (F5.24a)

which implies that 
$$B_0 = a_0 = 0$$
  
 $y' = 0$  at  $x = 0$  (F5.24b)

which is automatically satisfied  

$$y' = 0$$
 at  $x = + D$ , or  $u = + 1$  (F5.24c)

which implies that  $\sum_{i=1}^{n}$  (2i)  $b_i = 0$  when equation 5.24c is imposed on  $b_i$ 

The following displacement boundary conditions are applicable:

$$2L = \int_{-L}^{L} ds = \int_{-R}^{R} \sqrt{1 + (y')^2} dx$$
 (F5.25)

$$= \int_{-1}^{1} \sqrt{1 + \left[\sum_{i=1}^{n} (2i)b_{i} u^{(2i-1)}\right]^{2}} D du$$
or  $2\left(\frac{1}{D}\right) - \int_{-1}^{1} \sqrt{1 + \left[\sum_{i=1}^{n} (2i)b_{i} u^{(2i-1)}\right]^{2}} du = G = 0.$ 
(F5.26)

The functional G ( $\pm 0$ ) can now be introduced into our variational formulation through a Lagrange parameter  $\lambda$ . Thus, the new functional to be minimized is the functional H, where

$$H = \frac{2d}{EI_{ZZ}} \pi_p + \lambda G \tag{F5.27}$$

It is noted that  $\lambda$  has the physical interpretation of being the force along the x axis at the bond.

The function H is minimized by seeking its stationary value.

Therefore 
$$\delta H = 0$$
 (F5.28)

Which implies that 
$$\frac{\partial H}{\partial b_i} = 0$$
, i=1 to n (F5.29a)

and 
$$\frac{\partial H}{\partial \lambda} = 0 = G$$
 (F5.29b)

However, noting from equation F5.24c that the  $b_i$  are not independent, we rewrite equation F5.29a as follows:

$$\frac{\partial H}{\partial b_i} = \frac{\partial H}{\partial b_i} + \frac{\partial H}{\partial b_n} = 0, i=1 \text{ to (n-1)}$$
 (F5.29c)

Equations F5.29b and F5.29c now constitute a set of n coupled non-linear algebraic equations in  $b_i$  (i=1 to n-1) and  $\lambda$ . These can be solved

iteratively for the unknowns  $b_i$  and  $\lambda$ , using any standard solver software. The routine used in this study is the NEQNF subroutine from the IMSL math library. [35] This subroutine utilizes the Levenberg-Marquardt algorithm.

When the unknowns are determined,  $\rho_{O}$  and h can be computed as follows:

$$\frac{\rho_{O}}{D} = \frac{1}{DK_{O}} = \frac{1}{D} \left[ \frac{1 + (y')^{2}}{y''} \right]^{3/2} \left[ e u = \pm 1 \right]$$

$$= \left\{ 1 + \left[ \frac{n}{\Sigma} (2i)b \right]^{2} \right\}^{3/2} \left[ \frac{i=1}{i} (2i)(2i-1)b_{i} \right] (F5.30)$$

Values of  $(\underbrace{\rho_O}_D)$  are plotted vs  $(\underbrace{L}_{\overline{D}})$  in Figure F-15.

We note that 
$$\frac{h}{D} = \frac{y}{D} \Big|_{Q \mid U = \frac{1}{2}} \Big|_{Q \mid U = \frac{1}{2$$

Noting that y is negative everwhere for our choice of coordinate frame, the absolute value of (h) is plotted vs (L) in Figure F-17.

It is now necessary to obtain a geometric perspective of the range of h and D. We observe that for typical microcircuit package geometry:

$$2.54 \text{mm} < 2D < 10.16 \text{mm} (0.100 \text{ in} < 2D < 0.400 \text{ in})$$
 or  $1.3 \text{mm} < D < 5.1 \text{mm}$  (F5.32)

We also note that MIL-STD-883 visual inspection criteria prohibits a bond wire atachment without a visible loop height h, and establishes an effective maximum loop height for a specific package size by requiring a 0.127mm (5 mil) minimum clearance between the package lid inside surface and the wire. No minimum loop height is specified. However, differential thermal expansion of the wire, die and package materials effectively establishes a desireable minimum loop height to prevent axial stress in the wire at maximum temperature

difference. It is common practice for visual inspection purposes to express bond wire clearances and loop height in multiples of the wire diameter, as follows:

$$h = kd (k > 1)$$
 (F5.33)

where d and h are defined in Figure F-15.

It can be shown that axial stress will not occur in typical microcircuits for the span distance range shown in equation F5.32 when 3 < k < 8. This result suggests that the typical loop height range is:

$$0.08 \text{mm} < h < 0.25 \text{mm}$$
 (0.003 in < h < 0.010 in) (F5.34)

Then the ratio h/D range will be approximately as follows:

$$0.016 < h/D < 0.192$$
 (F5.35)

From Figure F-16 we obtain an L/D range for equation F5.35 as follows:

$$1.00016 < L/D < 1.0229$$
 (F5.36)


Then from Figure F-17:


$$1.00 < \rho_0/D < 13.5$$
 (F5.37)


Substituting equation F5.32 into equation F5.37:


1.3mm 
$$\langle \rho_0 \rangle \langle 68.85mm \rangle (0.051 \text{ in } \langle \rho_0 \rangle \langle 2.711 \text{ in})$$
 (F5.38)


Choosing a median value:  $\rho_0 = 35.1$ mm (1.382 in)











Downloaded from http://www.everyspec.com

# APPENDIX G

# MECHANICAL FAILURES OF DICE, DIE-ATTACH AND SUBSTRATE ATTACH IN MICROELECTRONIC PACKAGES

# TABLE OF CONTENTS

				PAGE	
G1.	INTRODUCTION				
G2.	FAILURE MODELS				
	G2.1	The die	failure model	G-2	
		G2.1.1	Stresses due to thermal mismatch	G-2	
		G2.1.2	Effect of thickness of the die	G-3	
		G2.1.3	Brittle fracture of die	G-3	
		G2.1.4	Fatigue crack propagation in the die		
	G2.2	The die	die attach failure model		
		G2.2.1	Stresses due to presence of voids	G-11	
		G2.2.2	Fatigue in die attach materials	G-12	
			G2.2.2.1 Epoxies and polyimide die attaches	G-13	
			G2.2.2.2 Gold-eutectics solders	G-14	
		G2.2.3	Fatigue failure of die attach	G-14	
	G2.3 The substrate attach failure model				
G3.	CONCL	USIONS		G-16	
G4.	RECOMMENDATIONS				
G5.	REFERENCES				
FIGU	IRES			Ģ-20	

# LIST OF ILLUSTRATIONS

FIGURE		PAGE
G-1	Diagram Showing the Die and the Substrate Mounted	
	in a Hybrid Casing	G-20
G-2	Thermal Stresses in Bonded Die Developed After Cure	G-21
G-3	Tensile Forces Induced in the Die Due to Thermal Expansion	G-22
G-4	Shear Stress Distrigution Over Width of Joint for	
	Different Joint Thicknesses	G-23
G-5	Variations in the Number of Die Cracks as a Function	
	of Die Thickness	G-24
G-6	Effect of Die Diagonal Length and Adhesive Thickness	
	on Thermal Stress of Die	G-25
G-7	Adhesive Tensile Modulus vs. Temperature	G-26
G-8	Maximum Stresses from Equation 2(a)	G-27
G-9	Effect of Void Content and Size on Die Lift, Die	
	Strength and Die Cracking	G-28
G-10	Variations of the Longitudinal Tensile Stresses	G-29
G-11	Schematic Diagram Showing Temperature Drops Across the	
	Silicon Chip, the Die Bond and the Pacakge Materials	G-30
G-12	Basic Crack Surface Displacement Modes	G-31
G-13	Schematic View of Die Crack Growth	G-32

#### G1. INTRODUCTION

The die attach unit (figure G-1) of a microelectronic component package consists of the die or chip, the die attach, the substrate, the substrate attach and the case. The die is the medium which houses the integrated circuit. Silicon, gallium arsenide and indium phosphide are common die materials. The die attach material bonds the die to the substrate. Common die attach and substrate attach materials include gold-silicon and gold-germanium eutectics, epoxies, polyimides and many solder alloys. Common case materials are ceramic, kovar, aluminum and copper. Most frequently, the die is attached directly to the case. Occasionally, a substrate is used to provide mechanical support for the die, and to provide a thermal path for heat dissipation from the die to the die package case. Common materials used for substrates are alumina, silicon, copper and beryllium dioxide. The failure mechanisms in the die, die attach and substrate attach are interdependent and are governed by the component materials, dimensions, temperature range of thermal cycles, environments and assembly processes.

The die, the substrate and the case have different thermal expansion coefficients. As the temperature rises during manufacture and power cycling, tensile stresses are developed in the central portion and shear stresses are developed at the edges of the die. Therefore, microcracks nucleate at the top surface and at the edges of the die. If the initial crack, after the manufacture of the die, is equal to or greater than the critical crack size, then the die would fail in the first cycle. If the initial crack size is smaller than the critical crack size, then it may propagate during power and thermal cycling due to fluctuations in temperature. Brittle failure of the die follows when this crack reaches the critical size. Vertical cracking of the die is caused by tensile stresses and horizontal cracking is caused by the high shear stresses at the edges.

The most common die attach defects are voids. The presence of edge voids in the die attach induces high longitudinal (shear) stresses during thermal cycling. These voids may act as microcracks, which may propagate during power and thermal cycling resulting in debonding of the die from the substrate or

the substrate from the case. This appendix discusses the failure mechanisms of the die, die attach and substrate attach and the parameters which contribute to the failure of the die attach unit.

Failure rate prediction models for die, die attach and substrate attach are then developed which consider the failure factors from a coupled mechanistic, empirical and statistical approach. The fracture mechanics approach is taken to calculate the critical crack size in the die. If the initial crack size is smaller than the critical crack size then Paris's law is used to calculate the number of cycles to failure. The die attach and substrate attach materials fail by ductile mechanisms and hence the fracture mechanics approach is not very appropriate in this situation. The Manson-Coffin relationship is used to calculate the number of cycles to failure in die attach and substrate attach.

#### G2. FAILURE MODELS

The development of a useful prediction model which can aid in design requires an evaluation of the of the fatigue life of the die, die attach and substrate attach due to stresses induced by thermal mismatch.

## G2.1 The die failure model

# G2.1.1 Stresses due to thermal mismatch

Die materials such as silicon or gallium arsenide have different thermal expansivities than commonly used substrate and case materials. Thus at manufacture, during cool down after the die attachment or during power cycling, the die attach becomes thermally stressed as shown in figures G-2(a), (b) and (c). [1] Tensile stresses are developed at the top central portion of the die and shear stresses are developed near the edges of the die. These stresses increase with the size of the chip and are responsible for the initiation and propagation of microcracks. Ultimate fracture of the brittle die can occur suddenly, without any plastic deformation, when surface cracks at the center of the die or at the edge of the die propagate during thermal cycling and become equal to the critical crack size.

Figure G-3 shows the tensile force in the die and how it drops to zero near the edge of the joint.  $^{[2]}$  Figure G-4 shows the maximum shear stresses for different joint thicknesses of .051, .076, .127 and .178 mm.  $^{[2]}$  It illustrates that as the thickness increases by 3.5 times, the shear stress decreases by a factor of 1.8 only. The tensile stresses in the die are responsible for vertical cracking of the die due to surface cracks and vertical edge cracks and the shear stresses in the die are responsible for the horizontal cracking of the die as shown in Figure G-2.

### G2.1.2 Effect of thickness of the die

The thickness of the die affects the stress distribution inside the die. For a silicon die attached to an alumina substrate, increasing the thickness of a die increases the average stresses inside the die. [3] The total tensile stress near the interfacial voids also increases as the thickness of the die increases. These results indicate that a thin die is less likely to fail either due to tensile stress in the active circuit region or due to voids at the die attach interface as shown in figure G-5. [3]

Lowering the die thickness clearly reduces die cracking. However, excessive reduction of die thickness lowers the mechanical strength of the die and the die becomes prone to cracking during fabrication and handling. [3]

Die and substrate attach thickness varies dependet upon the attach material type and fabrication process used to apply it. The values given in Table 4.5-18 are obtained from reference [27] and can be considered to be typical practice for die and substrate attachment in hybrid microcircuit design.

### G2.1.3 Brittle fracture of the die

Three separate modes of crack surface displacement are recognized in fracture mechanics methodology [20] and are illustrated in figure G-12. Surface displacements in Mode I cracks are perpendicular to the crack plane. Tensile stresses in the material open the crack and stress concentrations at the crack tip cause crack propagation when the local allowable yield stress is exceeded.

Modes II and III cracks are caused by shearing displacements in the crack plane. Mode II is caused by an in-plane shearing force in which the crack surfaces slide perpendicular to the crack front, and Mode III is caused by an out-of-plane shearing force in which the crack surfaces produce tearing displacements that slide parallel to the crack front. Only Mode I crack displacements are of concern in microelectronic dice.

MIL-STD-883 , Method 2010 visual inspection criteria define: three types of Mode I cracks viz: surface cracks, vertical edge cracks and horizontal edge cracks as illustrated in Figure G-2 and in MIL-STD-883, Figure 2010-8. The inspection criteria specifies examination of die surfaces and edges at magnification and rejection of surface cracks in active circuit areas and of edge cracks that exceed specified geometry limits. The greatest allowable crack is a Mode I vertical edge crack (see Figures G-2 and G-12) extending more than 3 mils (7.6 x  $10^{-5}$  cm) from the edge for Class S devices, and 5 mils (1.3 x  $10^{-2}$  cm) for Class B devices. This magnitude of allowable crack will propagate to die fracture earlier than any other acceptable crack.

In his classic 1939 paper on cracks in a two dimensional infinite solid, Westergaard  $^{[22]}$  used a complex variable approach to show that

$$K_{I} = \sigma_{app} (\pi a)^{1/2}$$
 (G-la)

where:

 $K_{I}$  = Mode I crack stress intensity factor  $\sigma_{app}$  = Mode I nominal far-field applied stress a = 1/2 crack penetration depth

In 1946 Sneddon^[23] showed that for a circular penny-shaped surface crack in an infinite three dimensional solid

$$K_{I} = \frac{2}{\pi} \sigma_{app} (\pi a)^{1/2}$$
 (G-1b)

George Irwin^[24] used energy methods in 1962 to extend Sneddon's results to

'semi-elliptical surface flaws on a three dimensional solid to demonstrate that

$$K_{I_{max}} = \frac{1.12}{(Q)} 1/2 \sigma_{app} (\pi a)^{1/2}$$
 (G-1c)

where

$$Q = \phi^2 - 0.212 \left(\frac{\sigma_{app}}{\sigma_{VS}}\right)^2$$
 (G-2a)

The geometry of the crack considered by Irwin was a surface flaw of 2c length along the surface with a semi-elliptical shape penetrating to depth "a" below the surface as shown in figure G-13, section A-A.

For a brittle solid it was shown that

$$Q = \phi^2 \tag{G-2b}$$

where

 $\phi = f(\frac{a}{C})$  and is given in terms of elliptic integrals.

In 1982 Brock^[25] derived the result

$$\phi^2 = 1.41$$
 when a/c  $\approx 0.4$ 

Expressing the ratio  $(Q)^{1/2}$  / 1.12 as a surface elliptical flaw shape parameter,  $m_{\parallel}$ , we obtain  $m_{\parallel}$  = 1.06 when a/c  $\simeq$  0.4. Hence for surface flaws approximating this geometry equation G-1c becomes

$$K_{I_{max}} = \frac{\sigma_{app}}{m_1} (\pi a)^{1/2}$$
 (G-1d)

A final correction factor  $M_K$  was introduced in 1965 by Kobayashi et. al. ^[8] to account for the free surface ahead of the crack to the far surface of the body in the thickness dimension, resulting in the following expression for the crack stress intensity factor:

$$K = \frac{M}{m_1} \kappa \sigma (\pi a)^{1/2}$$

$$(G-1e)$$

where

$$M_{K} = 0.953 - 2.369 (a/h) + 2.74 Tan (a/h)$$
 (G-3)

and

h = Thickness of die

Note that equation G-3 is valid for semi-elliptical surface cracks for which a/c is approximately equal to 0.4.

Figure G-13 is based on figures 1 and 2 from  $^{[21]}$  and demonstrates the concept of a critical crack size. When repeated stress cycles cause a crack of initial penetration depth  $a_i$  to reach a critical penetration depth  $a_c$  (or critical surface length  $c_c$ ), the crack will rapidly propagate to complete fracture of the die. The rapid propagation stage can be considered to be instantaneous.

Required visual screening of dice used in military microelectronic devices assures that all surface cracks of visually detectable size under magnification will be rejected. However, the acceptance criteria also assures that vertical edge cracks will be present in most dice. The acceptance criteria for horizontal edge cracks is much smaller than for vertical edge cracks. Hence, the model for prediction of the number of cycles to fracture for the die cracking mechanism need consider only Mode I vertical edge cracks as depicted in Section B-B of figure G-13.

The brittle failure criterion can be represented by the size of the critical crack on the external die edge. Microcracks are developed in the die during manufacture. In some cases these microcracks may be large enough to cause brittle failure of the die. Fracture of the die would occur when the crack size is equal to or greater than the critical crack size. Hence, brittle failure of the die will occur in the first stress cycle if

$$a_i \ge a_c$$
 (G-4)

where:

a, = initial crack length

 $a_c$  = critical crack size needed to cause the brittle failure of the die

$$a_{C} = \frac{K_{IC}^{2}}{\sigma_{app^{2}} \pi}$$
 (G-5)

where:

 $K_{Ic}$  = fracture toughness of the die material, Table 4.5-7  $\sigma_{app}$  = maximum applied stress

The thermomechanical stress level  $\sigma_{app}$  in the die has been investigated by many authors [1,2,4-6] who have derived equations for stresses developed in the die. An equation proposed by Bolger [1] is:

$$\sigma_{aDD} = 10^{-6} \text{ k} |\alpha_S - \alpha_d| \Delta T \sqrt{E_S E_a L/x} \text{ MPa}$$
(G-6)

where:

k = geometric constant, dimensionless

 $\alpha_{\rm S}$  = thermal coefficient of expansion of substrate or case, Table 4.5-9 or Table 4.5-10

 $\alpha_d$  = thermal coefficient of expansion of die, Table 4.5-7

 $E_a$  = adhesive tensile modulus, Table 4.5-8

 $E_s$  = substrate or case tensile modulus, Table 4.5-9 or Table 4.5-10

x = adhesive bond thickness, Table 4.5-18

L = diagonal length of die

 $\Delta T$  = maximum temperature change, Table 4.5-17

The geometric constant K is a function of die shape and the amount of die attach filleting. A preliminary finite element study of a square die with normal production filleting practices was conducted to evaluate K. The study suggested that  $K \simeq 0.2$  was a reasonable value.

It has been found that a highly correlated functional relationship exists between the die diagonal length L and the number of I/O connections on the

die. [19] A Reliability Analyst will usually know the number of active pins for a packaged microcircuit, and it can be reasonably assumed that the number of active pins is approximately equal to the number of I/O connections on the die. Reference [19] provides the following relationship:

$$L = 1.5 \times 10^{-3} + 1.0 \times 10^{-4} \text{ P meters}$$
 (G-7)

where: P = number of microcircuit active pins

Using equation G-7 for L, equation G-6a becomes:

$$\sigma_{app} = 2 \times 10^{-7} |\alpha_s - \alpha_d| \Delta T / E_s E_a (1.5 \times 10^{-3} + 1.0 \times 10^{-4} P) / x$$
 (G-6b)

Equations G-5 and G-6b assume that the adhesive bond thickness is less than the thickness of either the die or the substrate, the die shape is rectangular, the die and substrate are at the same temperature, and the moduli and thermal coefficients of expansion are not temperature dependent. In this equation the shear modulus of the adhesive  $G_a$  has been replaced by the tensile modulus  $E_a$  because it is very difficult to measure the shear modulus of the adhesives as compared to the tensile modulus. [1] It is assumed that the numerical differences can be absorbed into the geometric constant k.

Many terms in equation G-5 are temperature dependent. Young's modulus for two typical die attach adhesives, a silver filled epoxy and a polyimide as a function of temperature are shown in figure G-7. If the die size is constant, but the adhesive type is varied, then:

$$\frac{\sigma_{app1}}{\sigma_{app2}} = \frac{T_{g1}-T}{T_{g2}-T} \frac{\sqrt{E_{a1} X_{a2}}}{\sqrt{E_{a2} X_{a1}}}$$
 (G-8)

where:

 $\sigma_{app}$  = applied stress in die using adhesive die attach T = glass transition temperature for adhesive die attach T = ambient temperature (°C)

Subscripts 1 and 2 identify the adhesive die attach materials being evaluated.

Figure G-8 shows the use of equation G-8 to compare the stresses produced for different adhesives. [1] Highest stresses are produced by glass adhesives and lowest stresses are produced by epoxy.

### G2.1.4 Fatigue crack propagation in the die

A pre-existing defect may develop into a crack under the influence of thermal cycling in the die. This crack may not be of critical size at the applied service stress, but may grow to critical size gradually by stable fatigue propagation.

In 1961, Paris et. al.^[9] proposed a power law to predict fatigue crack propagation based on the stress intensity factor K at or near the crack tip in the plane of propagation. As the stress varies during thermomechanical cycling, K will proportionately vary as follows:

$$\Delta K = K_{\text{max}}^{\bullet} - K_{\text{min}}$$
 (G-9)

Then the rate of fatigue crack propagation, da/dN, will be given by Paris's law:

$$\frac{da}{dN} = A (\Delta K)^n$$

where

a = instaneous crack size

N = number of cycles

A = material dependent coefficient

n = material dependent exponent

Assuming that equation G-6b expresses the magnitude of the stress amplitude at the crack tip in completely reversed loading and equation G-1a describes the proportionate  $\Delta K$ , then equation G-10 becomes:

$$\frac{da}{dN} = A \left( \sigma_{app} \left( \pi a \right)^{1/2} \right)^{n}$$
 (G-10a)

rearranging: 
$$dN = \frac{da}{A(\sigma_{app} (\pi a)^{1/2})^n}$$
 (G-10b)

integrating: 
$$\int_{a_i}^{a_f} \frac{da}{A(\sigma_{app} (\pi a)^{1/2})^n} = \int_{0}^{N_f} dN = n_f$$
 (G-10c)

where

a; = initial flaw size

a_f = final flaw size

 $N_f$  = number of cycles to catastrophic failure

The final flaw size  $a_f$  is seen to be identical to the critical flaw size  $a_c$  defined in equation G-5 for the given  $\sigma_{app}$ . Hence

$$a_f = a_C = \frac{K_{IC^2}}{\sigma_{app^2} \pi}$$
 (G-5)

Then 
$$N_f = \left(\frac{1}{A}\right)^n \frac{1}{\pi^{n/2}} \frac{1}{\sigma_{app}} \int_{a_i}^{a_c} \frac{da}{a^{n/2}}$$
 (G-10d)

$$= \left(\frac{1}{A}\right)^{n} \frac{1}{\pi^{n/2}} \frac{1}{\sigma_{app}^{n}} \left[ \frac{a^{1-n/2}}{(1-n/2)} \right]_{a_{i}}^{a_{c}}$$

or 
$$N_f = \frac{2}{(n-2) A_{\sigma}^n \pi^{n/2}} \left[ \frac{1}{a_i (n-2)/2} - \frac{1}{a_f (n-2)/2} \right]$$
 (G-10e)

for n <> 2

where:

A = die material coefficient, Table 4.5-7

n = die material exponent, Table 4.5-7

 $\sigma$  = stress range, same as  $\sigma_{app}$ , equation G-6b

 $a_i$  = initial crack size, for MIL-STD-883, Class S

 $a_f$  = the final crack length at failure, which may be taken to be equal to the critical crack size defined by equation G-5

### G2.2 The die-attach failure model

A common reason for failure of the die attach is fatigue resulting from power

cycling and environmental temperature cycling. In a typical power cycle, when the die is energized, the junction temperature rises. Later the device is turned off and cooled down. Because the die, the die attach, the die substrate and the package experience temperature differences and have different coefficients of thermal expansion, the die attach bonding the die to the substrate can experience cumulative fatigue damage.

### G2.2.1 Stresses due to the presence of voids

The most common die attach and substrate attach defects are voids. Voids are responsible for weak adhesion, die lifting (figure G-9a), increased thermal resistance, and poor power cycling performance. Voids can form from melting anomalies associated with oxides or organic films on the bonding surfaces, outgassing of the die attach, trapped air in the bonds, and shrinkage of solder during solidification. Insufficient plating, improper storage, lack of cleaning, or even diffusion of oxidation prone elements from an underlying layer can generate voids during melting of die attaches. In other instances, dewetting of solder results in excessive voiding, especially when a solderable surface, a poor solderable underlying metal, or excess soldering time produces an intermetallic compound not readily wetted by the solder. Even under ideal production conditions, voids are often present due to solvent evaporation or normal outgassing during cooling of organic adhesives. Although voids can form from a number of sources, they are normally limited to an acceptable level through process control. The package construction, the die attach materials and the overall void concentration determine the actual effect of voiding on device reliability.

The formation of randomly distributed voids at the die substrate interface is generally unavoidable during the die attach process. The local stresses introduced in the die due to voids are very much dependent on the location of the voids. A finite element study done by Chiang and Shukla [3] reveals that an edge void at the interface experiences tensile longitudinal stresses while a center void experiences compressive stresses, less in magnitude than the average stress obtained in the absence of the voids, as shown in figure G-10. It is shown that the edge voids are most likely to produce die cracking due to

high longitudinal stresses. The compressive nature of the stress near the center void greatly reduces the possibility for the crack to propagate. Die cracking statistics results for two samples of equal size with edge and center voids subjected to 10 cycles of thermal shock are summarized in reference [3]. The devices with center voids show no cracks, while devices with edge voids show nearly 50% failure rate due to die cracks.

The size of the voids may reduce the thermal performance of the device by creating a large temperature gradient. [10] In poorer performing thermal packages, small concentrations of random voids have little effect on the peak junction temperature. When a relatively large contiguous void is present, the heat must flow around the void creating a large temperature gradient in the silicon and severely degrading the package's thermal performance. If a large void is instead broken up into many smaller voids, the perturbation to heat flow is less with a much smaller temperature gradient induced in the silicon surface. Figure G-11 shows the temperature drop across the silicon chip, the die bond and the package materials.

Van Kessel^[26] pointed out the potential benefit of a small controlled amount of voids formed due to solvents in the die attach adhesive. Small voids formed during cure may reduce stresses by reducing the modulus of adhesive by an expansion effect, which increases the bond thickness as shown in figure G-9b. Fig G-9c shows the case with no voids, resulting in high modulus.^[7]

### G2.2.2 Fatigue failure in die attach materials

Epoxy, solder, polyimide and silver filled glass materials are commonly used as die-attach materials. In today's market 80% of the materials used are epoxies, 10% are gold-eutectic solders and the remaining 10% are other materials. The response of a die attach material to the thermal stresses introduced during die bonding, power and temperature cycling is directly related to its mechanical properties. Therefore, an understanding of the mechanical behavior of each die-attach material as a function of temperature is essential because both the properties and responses of the die-attach change dramatically over a typical temperature range. The mechanisms by which

a die attach adhesive can contribute to the failure of a hermetic microcircuit are by the release of  ${\rm Cl}^-$ ,  ${\rm Na}^+$ ,  ${\rm K}^+$  or other extractable ions, by the release of  ${\rm NH}_3$ ,  ${\rm BF}_3$ , or other corrosive vapors, by die cracking or distortion due to thermal stresses and by void formation under the die due to outgassing of solvents or other volatiles.

### G2.2.2.1 Epoxy and polyimide die attaches

The mechanisms by which an epoxy die attach adhesive can cause or contribute to the failure of a plastic encapsulated component are discussed in paragraph G2.2.2. Some of these failures show up during production. Most, however, introduce the more serious possibility of causing failure after final packaging and inspection.

The gold and silver-filled epoxy die attach adhesives which were introduced during the 1970's offered important cost savings and process improvements over gold eutectic solders. These generally gave excellent bond strengths, good toughness and thermal shock resistance and could be cured rapidly, in one step, at temperatures of 150°C or below. These early epoxies were sold as "100 percent solids" adhesives. They contained little or no organic solvent which had to be driven off during cure. However, these first generation epoxy die attach adhesives contained relatively high concentrations of water extractable ionic contaminants. These impurities, whether generated from the die attach adhesive or from the encapsulation compound, can severely shorten the operating lifetime of a microcircuit. Silver-filled epoxies used for die attach can be responsible for corrosion failure which occurs during humid conditions. Ions present in the epoxy can migrate in the presence of water vapor to the die surface and initiate a corrosion reaction with aluminum metallization which leads to electrical failure.

Unlike epoxy resins, which are made by a process which yields  $\mathrm{Na}^+$ ,  $\mathrm{Cl}^-$  and  $\mathrm{H}_2\mathrm{O}$  as undesirable by-products, polyimide resins are made by a process which does not include ionic impurities. Silver filled polyimide die attach adhesives can be made to a very high degree of ionic purity. Polyimides yield no other corrosive gases, such as  $\mathrm{NH}_3$ , as by-products of cure. Hence the

use of conductive polyimides for die attach, together with a parallel effort to convert to cleaner epoxy molding compounds, can essentially eliminate the previous possibility that a plastic encapsulated component will fail in service by a corrosion or dielectric breakdown mechanism.

### G2.2.2.2 Gold-eutectic solders

Gold-based eutectics Au-Si, Au-Sn and Au-Ge are expensive hard solders which do not degrade from fatigue or creep damage during thermal cycling. They are still widely used in military applications and most hermetic packages, where the demand for high performance and reliability overrides the cost, but their high residual stresses lead to cracked dies.

The rigid gold-eutectic systems can not absorb the dimensional changes due to different thermals expansion rates between the die and the substrate material, causing cracks in the die and eventually device failures, mostly during thermal cycling. Fracture in Au-Si eutectic mounting of large chips in ceramic packages have been reported in the literature by several workers. [11-14] Contributing factors such as voids, non-wetting, improper anneal techniques and preform thickness are discussed and several solutions have been proposed.

### G2.2.3 Fatigue failure of die attach

The Manson-Coffin equation [15-18] relates the number of cycles to failure and the plastic strain per cycle,

$$N_{f} = 0.5 \left[ \frac{Y_{a}}{Y_{f}'} \right]^{1/c}$$
 (G-11)

where:

 $N_f$  = number of cycles to failure

 $Y_a$  = plastic strain amplitude, equation G-12

 $\gamma'$  = fatigue ductility coefficient, defined as shear strain f required to cause failure in one load reversal, (Table 4.5-8)

- c = Manson-Coffin fatique exponent
  - = slope of low cycle fatigue curve of log shear strain vs. log cycles to failure, (Table 4.5-8)

Ya is given by,

$$Y_{a} = \frac{L |\alpha_{s} - \alpha_{d}| \Delta T}{x}$$
 (G-12)

where:

L = diagonal die length, meters, (see paragraph G2.1.3 and equation G-7)

 $\alpha_{c}$  = substrate expansion coefficient, (Table 4.5-9)

 $\alpha_d$  = die expansion coefficient, (Table 4.5-7)

 $\Delta T$  = temperature excursion per cycle, (Table 4.5-17)

x = height of the die attach

### G2.3 The substrate attach failure model

Fatigue failure of the substrate attach is similar to the fatigue failure of die attach, except that in this case the dimensions and the materials are. different.

Number of cycles to failure in the substrate attach is given by the Manson-Coffin relationship.

$$N_{f} = 0.5 \left[ \frac{L_{s} |\alpha_{c} - \alpha_{s}| \Delta T}{X_{sa} Y'_{f}} \right]^{1/c}$$
 (G-13)

where:

 $L_s$  = diagonal length of substrate, meters

 $\alpha_{C}$  = thermal expansion coefficient of the case, (Table 4.5-10)

 $\alpha_s$  = thermal expansion coefficient of substrate, (Table 4.5-9)

 $\Delta T \approx \text{temperature excursion per cycle, (Table 4.5-17)}$ 

x_{sa} = thickness of the substrate attach, meters

- γ' = fatigue ductility coefficient of substrate attach defined f by shear strain intercept at one load reversal, (Table 4.5-8)
- c = slope of low cycle fatigue curve of log shear strain vs. log cycles to failure, (Table 4.5-8)

#### G3. CONCLUSIONS

- 1. The stresses in the die can be reduced by reducing the size of the die, by increasing the die attach thickness, by choosing the substrate to match thermal expansion coefficients, by reducing the temperature fluctuations, and by reducing the tensile modulus of die attach, and substrate.
- 2. The stresses in the die attach can be reduced by reducing the die size, increasing the die attach thickness, by matching the thermal expansion coefficients of die and substrate, and by reducing the edge voids.
- 3. Traditionally, the substrate covers more than 90% of the area of the case and therefore it has a large diagonal length, resulting in the smallest number of cycles to failure of the substrate attach. Therefore, the substrate should be divided into many small pieces to reduce the diagonal length of substrate. Also thermal expansion coefficients of the case and the substrate must be matched.

#### G4. RECOMMENDATIONS

1. TESTING THE MATERIAL PROPERTIES

DIE MATERIALS:

FRACTURE TOUGHNESS Kic

A, n (FOR FATIGUE CRACK PROPAGATION LAW EQN. FOR DIE)

 $\alpha_d$ (T),  $\nu_d$  (TO COMPUTE STRESSES IN THE DIE)

DIE ATTACH MATERIALS:

 $E_a(T)$ ,  $v_a(T)$  (TO COMPUTE STRESSES IN DIE)

Yf, c (FOR LOW CYCLE FATIGUE IN DIE ATTACH)

SUBSTRATE MATERIALS:

 $E_{\varsigma}(T)$ ,  $v_{\varsigma}(T)$ ,  $\alpha_{\varsigma}(T)$ 


### 2. FINITE ELEMENT STUDY

- 1. TO PREDICT THE INDUCED STRAINS
- 2. TO STUDY THE EFFECT OF DIE THICKNESS DUE TO BENDING-STRETCHING COUPLING
- 3. TO STUDY THE EFFECT OF TEMPERATURE GRADIENTS

#### G5. REFERENCES

- 1. J.C. Bolger, "Polyimide Adhesive to Reduce Thermal Stresses in LSI Ceramic Packages", 14th National SAMPE Technical Conference, October 12-14, 1982.
- 2. W.T. Chen and C.W. Nelson, "Thermal Stresses in Bonded Joints", IBM Research Development, Vol. 23, no. 2, 1979.
- S.S. Chiang and R.K. Shukla, "Failure Mechanism of Die Cracking Due to Imperfect Die Attachment", Proceedings, Electronics Components Conference, IEEE, pp. 195-202, 1984.
- 4. K. Niwa, et. al., "Substrate for Large Silicon Chip and Full Wafer Packaging", Semiconductor International, pp. 149-156, April 1980.
- 5. T.E. Lewis and D.L. Adams, "VLSI Thermal Management in Cost Driven Systems", Proceedings, Electronic Components Conference, IEEE, CA, pp. 166-173, May 1982.
- 6. R.L. Krieger, "Stress Analysis in Metal to Metal Bonds", 22nd Annual SAMPE Symposium, San Diego, CA, April 1977.
- 7. J.C. Bolger and C.T. Mooney, "Die Attach in Hi-rel p Dips: Polyimides or Low Chloride Epoxies", IEEE, Transactions Components, Hybrids, Manuf.
  Technology, Vol. CHMT-7, no. 4, Dec. 1984.
- 8. A.S. Kobayashi, M. Zi, and L.R. Hall, "Approximate Stress Intensity Factor for an Embedded Elliptical Crack Near Two Parallel Free Surfaces", Int. J. Facture Mech., 1 (1965) pp. 81-95.
- 9. P.C. Paris, M.P. Gomez and W.E. Anderson, "A Rational Analytical Theory of Fatigue," The Trend in Engineering, (University of Washington), 13 (1961) pp. 9-14.
- 10. M. Mahalingham, et. al., "Thermal Effects of Die Bond Voids in Metals, Ceramic and Plastic Packages", Proceedings, Electronic Components Conference, IEEE, 1984, pp. 469-477.
- 11. R.K. Shukla and N.P. Mencinger, "A Critical Review of VLSI Die-Attachment in High Reliability Applications", Solid State Technology, July 1985, pp. 67-74.
- 12. S. Okikawa, et. al., "Stress Analysis of Poor Gold-Silicon Die Attachment for LSIs", International Symposium for Testing and Failure Analysis, 1984, pp. 180-189.

- 13. T.D. Hund and S.N. Burchett, "Stress Production and Relief in the Gold Silicon Eutectic Die Attach Process", Proceedings, Annual ISHM Conference, 1983, pp. 243-250.
- 14. K.M. Liechti and P. Theobald, "The Determination of Fabrication Stresses in Microelectronic Devices", Proceedings, Electronic Components Conference, 1984, pp. 203-208.
- 15. R.W. Smith, M.H. Hirschberg and S.S. Manson, NASA TN D-1574, NASA, April 1963.
- 16. S.S. Manson and M.H. Hirschberg, "Fatigue, An Interdisciplinary Approach", Syracuse University Press, Syracuse, NY, 1964, p.133.
- 17. L.F. Coffin, Jr., Trans. ASME 76, 931 (1954)
- 18. J.F. Tavernelli and L.F. Coffin, Jr., Trans. ASM 51, 438 (1959).
- 19. S.J. Whelan, "Investigation of the Functional Relationship Between Microcircuit Die Size and Number of Input/Out Connections," Westinghouse Electronics Systems Group, Report CE-89001 (1989).
- 20. P.C. Paris and G.C. Shih, "Stress Analysis of Cracks"; Fracture Toughness Testing, ASTM STP. 381, pp. 30-81 (1965).
- C.P. Chen, "Prediction of Critical Crack Sizes in Solar Cells", Caltech-JPL Report NPO-17637
- 22. H.M. Westergaard, "Bearing Pressures and Cracks", J. Appl. Mech., Vol. 61, 1939, pp A49-53.
- 23. I.N. Snedden, "The Distribution of Stress in the Neighborhood of a Crack in an Elastic Solid", P. Roy Soc. London, Vol A187, 1946, pp. 229-260.
- 24. G.R. Irwin, "The Crack Extension Force for a Part-Through Crack in a Plate", J. Appl. Mech., 1962, pp. 651-654.
- 25. D. Brock, "Elementary Engineering Fracture Mechanics", Martinus Nijhoff, The Hague/Boston/London, 3rd Edition, 1982.
- 26. G.G.M. Van Kessel, S.E. Gee, T.J. Murphy, N.T. Panousis, "The Quality of Die Attachment and its Relationship to Stresses and Vertical Die-Cracking", Proceedings, Electronic Components Conference (IEEE) 1983, pp. 237-224.
- 27. DU 1.4.2.14, "Hybrid Design Engineering Guide," Appendix G, Westinghouse Elecronic Systems Group (Proprietary).



DIE MATERIALS: SI, FaAs, InP

DIE ATTACH AND SUBSTRATE ATTACH

MATERIALS:

Epoxies, Polyimides, Gold-eutectics, Silver Filled Glass

SUBSTRATE MATERIALS: Alumina, Aluminium


CASE MATERIALS:

Kovar, Aluminium, Copper

FIGURE G-1

DIAGRAM SHOWING THE DIE AND THE SUBSTRATE MOUNTED IN A HYBRID CASING

### DIE IN ZERO STRESS STATE AFTER CURE



## AFTER COOL DOWN TO LOWER TEMPERATURE





FIGURE G-2

THERMAL STRESSES IN BONDED DIE DEVELOPED AFTER CURE

# TENSILE FORCES INDUCED IN THE DIE DUE TO THERMAL EXPANSION



DISTANCE FROM THE CENTER (mm)

FIGURE G-3 TENSILE FORCES INDUCED IN THE DIE DUE TO THERMAL EXPANSION





FIGURE G-4

SHEAR STRESS DISTRIBUTION OVER WIDTH OF JOINT FOR DIFFERENT JOINT THICKNESSES






FIGURE G-5

VARIATIONS IN THE NUMBER OF DIE CRACKS AS
A FUNCTION OF DIE THICKNESS




FIGURE G-6

EFFECT OF DIE DIAGONAL LENGTH (L) AND

ADHESIVE THICKNESS ON THERMAL STRESS OF DIE




FIGURE G-7
ADHESIVE TENSILE MODULUS VS. TEMPERATURE






FIGURE G-8

MAXIMUM STRESSES FROM EQUATION 2(a)




(a)



Small uniform voids, adequate strength, thermal & electrical conductivity, less stress on large dies

(b)



No voids, high modulus, high strength adhesive, possible failure by die cracking with large dies

(c)

FIGURE G-9

EFFECT OF VOID CONTENT AND SIZE ON DIE LIFT,
DIE STRENGTH AND DIE CRACKING




FIGURE G-10

VARIATIONS OF THE LONGITUDINAL TENSILE STRESSES, ALONG THE DIE ATTACH INTERFACE FOR THE SITUATIONS OF A 10 MIL EDGE AND A 10 MIL CENTER VOID






FIGURE G-11

SCHEMATIC DIAGRAM SHOWING TEMPERATURE DROPS ACROSS
THE SILICON CHIP, THE DIE BOND AND THE PACKAGE MATERIALS.





# APPENDIX H

## CORROSION IN MICROELECTRONIC PACKAGES

# TABLE OF CONTENTS

		PAGE
Н1.	BACKGROUND	H-1
	H1.1 Introduction	H-1
	H1.2 Forms of Corrosion In Microelectronic Packages	H-2
	H1.2.1 Uniform Corrosion	H-2
	H1.2.2 Galvanic Corrosion	H-2
	H1.2.3 Pitting Corrosion	H-3
	H1.3 Factors Affecting The Rate of Corrosion	H-4
	Hl.3.1 Properties Of The Structural Materials	H-5
	H1.3.2 Fabrication Methodology	H-6
	H1.3.3 Permeability	H-7
	H1.3.3.1 Permeation	H-9
	Hl.3.3.2 Leakage	H-10
	Hl.3.4 Environmental Conditions	H-11
	Hl.3.4.1 Temperature And Temperature Cycling	H-11
	H1.3.4.2 Humidity	H-12
	H1.3.4.3 Electrical Bias	H-13
	Hl.3.4.4 Ionic Contaminant	H-13
H2.	DEVELOPMENT OF THE FAILURE RATE MODEL FOR CORROSION	H-14
	H2.1 General Model For Corrosion Failure	H-14
	H2.2 Moisture Induction Time Model	H-16
Н3.	APPLICATION OF THE CORROSION FAILURE RATE MODEL	H-17
	H3.1 Metallization Corrosion	H-17
	H3.1.1 Model for Metallization Failure Due to Corrosion	H-18
	H3.2 Bond Pad Corrosion	H-23
	H3.2.1 Model for Bond Pad Failure Due to Corrosion	H-24
H4.	SUMMARY	H-26

# APPENDIX H

### CORROSION IN MICROELECTRONIC PACKAGES

## TABLE OF CONTENTS (CONTINUED)

		PAGE
REFERENCES		H-27
Appendix H-1	Development of a Permeation Model	H1-1
Appendix H-2	Defining Equations for Leakage Flow Regimes	H2-1
Appendix H-3	Development of Electrolyte Resistivity Values	H3-1
Appendix H-4	Selection of Bias Voltage for Equations	
	H3.7 and H3.10	H4-1
Appendix H-5	Bond Pad Corrosion Volume	H5-1

# LIST OF ILLUSTRATIONS

<u>FIGURE</u>		PAGE
H-1	Diffusion Pressure Gradients Across a Barrier	H <b>-</b> 31
H-2	Schematic Illustrating Autocatalytic Nature of Pitting	
	Attack on Aluminum in Oxygenated Sodium Cholride Solution	H-32
H-3	Corrosion Rate Vs. Voltage for Epoxy Encapsulated Devices	H <b>-</b> 33
H-4	Influence of Ionic Contamination on the Corrosion Result	H-34
H-5	Percentage Failure of Encapsulated and Unencapsulated	
	Packages Under Corrosion	H-35
H-6	Reliability of Encapsulated Package in a Corrosive Environment	H-36
H-7	Failure Rate of Encapsulated Package in a Corrosive Environment	H-37
H-8	Time to Reach 3 Monolayers of H ₂ O as a Function of Package	
	Internal Volume and Air Leak Rate	н-38
H-9	Typical Plastic Encapsulated Package	н-39
H-10	Maximum Allowable Moisture Content as a Function of Internal	
	Package Volume	H-40
H-11	Pitting in Passivated Metallization Layer	H-41
H-12	Schematic Diagram for Metallization Corrosion	H-42
H-13	Typical Bond Pad Structure	H-43
H-14	Path for Contaminants Entering the Package to the Pad	H-44
H-15	Formed Bond Geometry Limits	H-45
H-16	Corrosion Volume Geometry-Bond Pad Anodic to Wire	H <b>-</b> 46
H-17	Corrosion Volume Geometry-Wire Anodic to Bond Pad	H-47

# LIST OF TABLES

TABLE	PAGE	
H-1	Metal Uses	н-48
H-2	Moisture Content vs. Volume (PPM)	H-50

#### H1. BACKGROUND

#### H1.1 Introduction

The corrosion failure mechanism has become more significant as component sizes have been miniaturized with increased functionality, higher component density and faster signal processing, resulting in smaller components with closer spacings and thinner metallic sections. With width, separations, and thicknesses of components measured in micrometers; even small amounts of corrosion can cause problems and device failure.

The presence of water, one of the necessary elements for corrosion, is often a consequence of the materials and processes used for packaging integrated circuits. Consequently, controlling the access of moisture to and ionic contamination of integrated circuit chips has been the chief means of minimizing corrosion as a circuit failure mode. Water vapor may be entrapped within the cavity of hermetic parts at sealing. It may also be released within the cavity by package materials after sealing. At a constant temperature, most hermetic package cavities will contain a moisture level in equilibrium with the cavity walls. Temperature excursions will shift the equilibrium. In particular, an extreme drop in temperature will cause the sealed cavity to attain its dew point, and condensation will form on the inner surfaces of the cavity.

In recent years there has been a rapid increase in the use of plastic encapsulated semiconductor devices. This is primarily because plastics serve as a rugged, durable and low-cost packaging material. However, most plastic molding compounds offer less resistance to moisture ingress from the outside environment than their hermetic counterparts. [1]

In the following sections, the corrosion mechanisms in microelectronic packages are modeled mathematically to provide the time to failure,  $\tau$ , of the metallization and bond pad in a package. The results provide a prediction of the reliability of the package in actual operation.

## H1.2 Corrosion In Microelectronic Packages

Corrosion is broadly defined as material deterioration caused by chemical or electro-chemical attack. Although direct chemical attack can occur with most materials, electro-chemical attack usually occurs only with metals. In microelectronic packages, the three most common forms of corrosion mechanisms are uniform, galvanic and pitting corrosion.

#### H1.2.1 Uniform Corrosion

Uniform corrosion is defined as a heterogeneous chemical reaction which occurs at a metal-electrolyte interface and involves the metal itself as one of the reactants. It occurs uniformly over the surface of a material. The process can either be time dependent or self limiting. If the reaction products are soluble, such as Al(OH)3 or Al(OH)2Cl, the corrosion process will continue linearly with time until all the materials are being corroded. If these products do not dissolve readily in the corrodant, the process becomes a self limiting phenomenon. Since the corrosion rate is proportional to the current which flows from anode to cathode via the electrolyte and if the corrosion products are electrically resistive and eventually the current magnitude decrease as the corrosion product film thickness increases. The corroded material is typically in the form of an oxide which adheres to the corrosion surface and acts as a protective layer to retard further corrosion from occurring. The rate of corrosion will depend upon the stability of this corroded layer. For example, aluminum oxide will protect aluminum from corrosion.

Most commonly, uniform attack occurs on metal surfaces which are homogeneous in chemical composition or which have homogeneous microstructure. The access of the corrosive environment to the metal surface must also be present. [2]

#### H1.2.2 Galvanic Corrosion

Electronic component design is unique in the wide variety of metals used

because of particular physical and electrical properties. Some of the more common metals and their uses in an electronic system are given in Table H-1. These metals are combined to form a myriad of dissimilar metal couples in electronic equipment. In the presence of moisture, destructive galvanic corrosion can take place.

Galvanic corrosion can occur in metallization when dissimilar metals, such as, the molybdenum-gold system, or in aluminum metallizations with gold bond wire, are used. Corrosion occurs at exposed regions such as bonding pads and can proceed along the passivation-metal interface. An electrical potential difference will usually exist between two dissimilar metals exposed to a corrosive solution. When these two metals are electrically connected the more active metal will become the anode in the resulting corrosion cell, and its corrosion rate will be increased. The extent of this increase in corrosion will depend upon several factors. A high resistance in the electrical connection between the dissimilar metals will tend to decrease the rate of attack. On the other hand if a large area of the more noble metal is connected to a smaller specimen of the more active metal, attack of the more active metal will be greatly accelerated.

The conductivity of the corrosion medium will also affect both the rate and the distribution of galvanic attack. In solutions of high conductivity the corrosion of the more active alloy will be dispersed over a relatively large area. In solutions having a low conductivity, on the other hand, most of the galvanic attack will occur near the point of electrical contact between the dissimilar metals. This latter situation is usually the case, for example, under atmospheric corrosion conditions. [3]

## H1.2.3 Pitting Corrosion

In pitting corrosion, attack is highly localized to specific areas which develop into pits. Active metals such as aluminum, as well as alloys which depend on Al-rich passive oxide films for resistance to corrosion are prone to this form of attack. These pits usually show well defined boundaries at the

surface, but pit growth can often change direction as penetration progresses. When solid corrosion products are produced, the actual corrosion cavity may be obscured but the phenomenon can still be recognized from the well defined nature of the corrosion product accumulations. Pitting corrosion is usually the result of localized, autocatalytic corrosion cell action. Thus, the corrosion conditions produced within the pit tend to accelerate the corrosion process. As an example of how such autocatalysis works, consider the pitting attack of aluminum in an oxygenated solution of sodium chloride. Assume that there exists a weak spot in the oxide film covering the aluminum surface so that the corrosion process initiates at this point. The local accumulation of Al³⁺ ions will lead to a local increase in acidity due to the hydrolysis of these ions. That is, the hydrolysis of aluminum ions gives as the overall anodic reaction:

$$A1 + 3 H_20 ==> 3 H^+ + A1(OH)_3 + 3 e^+$$

If the cathodic oxygen reduction, which produces alkali, occurs at a region removed from this anodic reaction; the localized corrosion of the aluminum will produce an accumulation of acid. This acid destroys the protective oxide film and produces an increase in the rate of attack. In addition, the accumulation of a positive charge in solution will cause the migration of  $Cl^-$  ions to achieve solution neutrality. This increased  $Cl^-$  concentration can then further increase the rate of attack. This process is illustrated schematically in figure H-2. Since the oxygen concentration within the pit is low, the cathodic oxygen-reduction reaction occurs at the mouth of the pit, thus limiting its lateral growth. In most cases pits tend to be randomly distributed and of varying depth and size. [4]

# H1.3 Factors Affecting the Rate of Corrosion

There are several mechanisms by which a microelectronic package can be contaminated. Contaminants may be sealed within a microelectronic package depending on the properties of the structural materials and fabrication methodology. Contaminants can also permeate into a package according to the

permeability of the package. When corroding contaminants are coupled with the appropriate environmental conditions such as temperature and temperature cycling, moisture content, electrical bias (either applied or galvanic bias), and ionic contamination levels, corrosion occurs.

## H1.3.1 Properties of the structural materials

The materials used to fabricate an electronic package will determine the inherent resistance of the package against corrosion, and its capability to minimize the moisture ingress rate and the amount of impurities which enter the package.

To minimize moisture access to the metallization layer in a package, a passivation layer is often applied. The passivation layer is frequently a glass, silicon nitride, silicon dioxide or other dielectric layer deposited onto the device surface. Plasma-deposited silicon nitride is used as a passivating layer because it is an effective barrier for alkali ions which may be left on the device surface after the final wash. However, silicon nitride can give rise to a change in the surface potential, which can introduce charge trapping and storage effects, and give rise to interface conduction due to the activation of traps. These effects can contribute to corrosion as well as contribute to device electrical performance degradation. [3]

Failures due to corrosion of the metallization are frequently associated with defects in the passivation, such as cracks and pinholes. These defects act as sites for the entrapment of contaminants or moisture which are instrumental in corrosion. The chemical vapor deposition (CVD) process deposits films which are in tensile stress, resulting in localized lifting or cracking of the passivating layer in regions of poor adhesion. This mechanism creates sites at which contaminants can penetrate to protected metallization patterns and initiate corrosive attack.

Aluminum, which is the most common interconnect material, has a stable oxide and is therefore self-passivating in the absence of ionic surface

contamination. In the presence of water combined with ionic contaminants such as sodium and chlorine, the oxide can be broken down and the aluminum attacked when an electrical bias is applied. The phosphorous content of the silicon dioxide layers used in the passivation is an important factor in the reliability of the devices. The phosphorous is added both to provide mechanical stability of the glass coating and as a getter for mobile sodium ions. However, too little phosphorus causes cracks in the passivation layer due to tensile stress of the film while too much phosphorus results in aluminum corrosion. Cracking of the passivation increases the susceptibility of the underlying aluminum to corrosion by impurities.

Die attach materials can affect the contaminant level in a package. When epoxies are used as adhesive, they can act as a source of ionic contamination since the epoxide resin itself is a mixture of hydrolizable chlorine, bromine and sodium.

Moisture, which is required for corrosion to occur, is often trapped in the cavity of a hermetically sealed microelectronic during the assembly process. Additionally, certain materials that are used in the microelectronic fabrication and assembly process inherently contain adsorbed moisture --- polymers used for the die attachments, gold plated surfaces, and even the plastic used for the package itself. Moisture can ingress a package by permeation through polymers used in the seals and the package material, or by leakage through cracks or small voids between the plastic material and lead frame in molded plastic packages. Furthermore moisture may induce crack growth in package materials, destroying the hermetic seal. [5]

## H1.3.2 Fabrication Methodology

Fabrication methodologies affect the amount of contaminants inherent in the package, the potential for contaminant ingression, and the rate at which corrosive damage will lead to a failure.

Throughout the fabrication process, wafers are cleaned with various acids and

solvents. Like water, these chemicals contain other elements that function as contaminants to integrated circuits and thus impact wafer ecology. Wafers are also exposed to industrial and specialty gases at every process step. As dry processing becomes more prevalent, gases are now one of the major raw materials employed in the manufacture of microelectronic packages.

Another factor to consider during the fabrication process is the recontamination of baked out parts during handling. That is, properly baked out parts can be recontaminated by the re-exposure to moisture at ambient environment. Research indicates that a dry surface will absorb many monolayers of moisture during exposure in less than one second. Therefore, baked out parts should be handled cautiously.

Soldering is a frequently used method in bonding the lid to the package. For high reliability applications, gold is preferred for soldering surfaces since it is more resistive to corrosion. It is usual to deposit a thin layer of gold onto both the lid and package using a plating technique. At the melting temperature, the solder melts and wets both surfaces to form the joint. When wetting occurs, sufficient solder volume must be available to compensate for manufacturing variations in lid and package flatness. Corners of domed lids and sealing edges are typical sites for out-of-flat build up.

Lid sealing process also affects the final moisture content of the package through the silicon used in the chip bonding eutectic.

The amount of silicon available is dependent on the temperature and duration of the sealing process. As the sealing time and, therefore, temperature increases, the amount of silicon diffused from the eutectic bond increases and the silicon produced will react with the water vapor to produce silicon oxide. Hence the level of moisture decreases.

### H1.3.3 Permeability

Microelectronic packages are the exterior portions of the device which provide

protection to the internal die and a mating surface to the external circuitry. The permeability of a package determines the ingress rate of contaminants from the ambient environment.

The oxide coating and the seal structure are important in corrosion of the die. In particular, the oxide coating on the lead frame conductor must be sufficiently thick to allow a good chemical bond to the sealing glass, and second, the design of the seal and the residual stress present in the seal must be able to withstand the rigors of thermal shock.

Package enclosures are referred to as hermetic or non-hermetic, which relates to the package's ability to resist moisture intrusion. Hermetic packages are enclosed with inorganic moisture resistant material such as metal, glass and ceramic. Non-hermetic packages are made of organic materials such as plastics which are permeable to moisture. Plastic packages are typically molded from silicone, phenolic or epoxy. Due to their cost, plastic packages are very popular in recent years. However, they offer reduced resistance to ingress of moisture and are not acceptable for military application, but efforts are being made to improve their moisture protection characteristics.

In general, for a non-hermetic package, moisture ingress is dominated by permeation through the package body. For a hermetic package, moisture ingress is by leakage through defect induced leak paths in the lead and lid seal with insignificant diffusion through the housing material. The quantity of the permeated or leaked contaminants is dependent on the construction processes and materials.

The leakage of contaminants into a package is dependent on the leak rate of the package, assuming the package processing was proper. All packages leak at some rate, but a package is defined to be hermetic if its leak rate is less than a specified value. For military microelectronic packages this value ranges from  $\leq 1 \times 10^{-8}$  atm cc/sec for package volume < 0.01 cc to  $\leq 5 \times 10^{-7}$  atm cc/sec for package volume > 0.4 cc as defined in MIL-STD-883 method 1014. The leak rate is also dependent on the shape of the leak path.

In general, the leak rate decreases as the cross section decreases or as it becomes more elongated and the flow changes from viscous to molecular. Generally, leaks into packages arise due to stress cracks which have elongated rather than circular cross sections. The differential pressure of the leaking medium, and the properties of leaking medium, including viscosity, density, and molecular mean path will also affect the leak rate.

A fluid arrives at one side of a barrier material, such as a seal, and leaves at the other side by the following steps: (1) condensation on or adsorption by the membrane, (2) solution in the membrane, (3) diffusion, (4) dissolution, (5) evaporation or desorption from the membrane. All of these processes together make up permeation. Gases must go through all five steps; liquid are already condensed so that they only go through step 2, 3 and 4. Usually, though not always, step 3, diffusion, the process by which a fluid moves through a membrane, is rate controlling. [7] When the flow rate is different from the prediction, an argument invariably arises that permeation is not occurring, but leakage.

Permeation is a direct function of the partial pressure differential of the permeating species and to a lesser extent temperature changes. In the following sections, the contribution of moisture ingress will be mathematically modeled and interpreted to provide the platform for developing the time to failure  $(\tau)$ .

### Hl.3.3.1 Permeation

The ingress rate of the contaminants into a package can be expressed as a function of the partial pressure of the permeating species, and can be mathematically written as follows:

$$P(L,t) = P_1 + (P_0 - P_1) e^{-(\frac{\pi^2 D_p t}{4L^2})}$$
 (H1.1)

### where:

```
P(L,t) is the inside partial pressure at time = t
P<sub>1</sub> is the outside partial pressure
P<sub>O</sub> is the initial inside partial pressure
Dp is the permeation rate
L is the wall thickness
t is the time
```

The development of equation H1.1 from fundamental principles is given in Appendix H-1.

## H1.3.3.2 Leakage

The sources of moisture in the hermetically sealed packages have been delineated in various papers ^{[8],[9],[10]} and may be categorized as follows:

1) adsorbed water due to poor bake-out procedures; 2) generated internally by decomposition, desorption, or devitrification of sealing glasses; and 3) penetration of cracks and/or faulty seals. ^[11]

A review of the fundamental gas flow equations [12] delineates three definable areas of flow regime for leakage flow; namely, viscous, transitional, and molecular. Each regime has its own equation (see Appendix H-2) describing the effects of the geometric considerations of the leak path along with various gas parameters. Among the three mechanisms, molecular flow is the dominant phenomenon since leakage pin-holes or tortuous capillaries have such small dimensions that, except for quite high pressure differentials, the mass transport will be controlled by wall collision rather than viscous drag. [7]

Assuming molecular flow, and an external partial pressure,  $P_1$ , of a gaseous species of molecular weight M, and a hermetic package possessing a leak rate  $Q_S$  equal to the maximum value allowed by its performance specification, the rate of ingress of the gaseous species into the package is

Rate of Ingress = 
$$\frac{P_1 Q_S}{P_a} {M \choose M} 0.5$$
 (H1.2)

where:

 $\mathbf{P}_{\mathbf{a}}$  is the atmospheric pressure  $\mathbf{M}_{\mathbf{a}}$  is the molecular weight of the gas inside the package

The gaseous species which enters the package through the leak is also able to escape via the leak. For a partial pressure,  $P_{\rm O}$ , inside the package, the rate of loss is

Rate of Loss = 
$$\frac{P_0 Q_S}{P_a} {M^0 \choose M} 0.5$$
 (H1.3)

By combining equation H1.2 and H1.3, the rate at which the gaseous species builds up inside the internal cavity is

$$V \frac{dP}{dt} = \frac{(P_1 - P_0) QS}{Pa} (\frac{M\delta}{M}) 0.5$$
(H1.4)

where V is the internal volume of the package. Solving the differential equation H1.4 for the internal partial pressure gives

$$P(t) = P_1 (1 - e^{-D_L t})$$
 (H1.5)

where t is the duration of the exposure to the gaseous species, and

$$D_{L} = \frac{Q_{S}}{V P_{a}} \left(\frac{M_{0}}{M}\right) 0.5 \tag{H1.6}$$

is a leakage coefficient. It should be noted that from the time of fabrication, contamination of the package occurs, even though the device is not in operation or powered. Thus, the shelf life of the device cannot be ignored.

### H1.3.4 Environmental Conditions

### H1.3.4.1 Temperature and Temperature Cycling

The permeation and the corrosion rates are affected by the surrounding environment, and in particular, temperature combined with moisture is the most deteriorating. Chemical reaction rates are greatly enhanced at elevated temperature. Thus the rate of galvanic corrosion, when a liquid phase electrolyte is present, will increase accordingly due to a more rapid rate of electron transfer.

The primary components of the microelectronic package are the mold epoxy, lead frame, die, and die attach material. Each of these components has its own coefficient of thermal expansion, which determines how great the expansion or contraction of the material will be in response to changes in temperature. Large differences or mismatches in expansion coefficient between components can increase susceptibility of a given device to cracking initiated at the region of maximum stress under thermal cycling.

A microelectronic package undergoes numerous duty cycles in its life and the application and removal of power will subject the package to thermal cycling. This temperature fluctuation will also influence the actual duration of the corrosion process. For example, when a non-operating sealed package is exposed to a temperature below the dew point, the moisture inside the package will condense and the liquid combines with any ionic contaminant present which will provide a conductive path for an electrical leakage path between adjacent metallic conductors. When the package is operating, the heat dissipated by the chip will elevate the temperature inside to above the dew point, consequently the electrolyte will evaporate to the vapor phase and will no longer permit leakage between conductors.

## H1.3.4.2 Humidity

Humidity, one of the necessary elements for corrosion to occur, is the largest single risk factor concerning reliability and expected life of the device. [13] Moisture ingress occurs through leak paths in the lid and lead seal resulting from cracks or flaws and by permeation through organic

encapsulant. Flaws result from manufacturing process deviations as well as mechanical and thermally induced stresses.

### H1.3.4.3 Electrical bias

When sufficient moisture is present to act as an electrolyte and a bias is applied, ions are carried to the anode or cathode (depending on the electrical charge of the impurities involved). The bias may simply be the varying voltage levels on different conductors caused by normal operation of the integrated circuits, or a galvanic bias may be present.

Corrosion kinetics greatly depends on the applied bias as shown in figure H-3 which gives the corrosion rate versus the applied voltage for epoxy encapsulated chips. [42]

### H1.3.4.4 Ionic contamination

Studies^[43] have shown that parts per billion levels of selected pollutants are sufficient under proper conditions of temperature and humidity to accelerate corrosion reactions in electronic equipment. Corrosion can occur during manufacturing, storage, shipping and service. Moisture and corrosive agents such as chlorides, fluorides, hydrogen sulfide, sulfur dioxide, nitrogen compounds such as ammonia, and other airborne contaminants are the major culprits. Sources of chlorine ions in a package include the chlorine-based dry etches used for microcircuit metallization, or if epoxy is used in the package, the outgassing of the surrounding epoxy. Sodium ions can be produced from the epoxy or glass used in the package.

In decreasing order of importance, the three sources for the ionic contaminants that may reside on the chip of hermetically sealed devices are [33].

Die-handling operations post fabrication and pre-sealing. The chip has its highest vulnerability to uncontrolled environment during mechanical

- and human handling.
- 2) Wafer fabrication. The environment is clean, but inadequate cleaning and rinsing of slices can leave contaminants.
- 3) Package hermeticity failure, allowing the ingress of ions from external sources along with moisture. During subsystem and system assembly, many parts receive detergent washes and/or conformal coatings at the board level. Many of these materials are notorious sources of both positive and negative ions.

One of the standard methods of cooling an electronic enclosure is the use of forced ventilation, with air generally drawn from the surrounding atmosphere. In sites with aggressive atmospheres, this type of cooling will greatly accelerate corrosion because the circulating contaminated air comes in intimate contact with sensitive electronics. Unless the outside environment is benign, the introduction of outside air into an electronic equipment cabinet should be controlled.

Ionic contamination accelerates the corrosion process. Figure H-4 gives a comparison of the corrosion results of unencapsulated chips between chips doped with 10 ppm NaCl and cleaned test chips. The mean time between failure (MTBF) of 50 hours for the doped chips compares poorly to 850 hours for the undoped chips, indicating the strong effect of a small concentration of mobile impurities. [42]

### H2. DEVELOPMENT OF THE FAILURE RATE MODEL FOR CORROSION

## H2.1 General Model For Corrosion Failure

Three major failure sites in a microelectronic package are identified in 4.5.1, viz: the wire bond, the die and die attach, and the metallization. An accelerated test was performed at  $85^{\circ}$ C/85% RH with encapsulated packages and the percentage failure was reported and is shown in figure H-5. The reliability of the package in a corrosive environment was then plotted and best fitted with a Weibull curve as shown in figure H-6. The failure rate was also calculated using the Weibull model (figure H-7) which indicated that the

failure mechanism is an increasing function of time, thus is a wear out phenomenon.

The time to failure  $(\tau)$  of a component due to corrosion can be modeled as the sum of the induction time and the time for the corrosion process to deplete bond pad metallization or segments or conductor metallization. Induction time is an indication of time required for moisture to penetrate the package and for initiation of the corrosion process. Mathematically,

$$\tau = \tau_1 + \tau_2 \tag{H2.1}$$

where:

 $\tau$  is the time to failure

 $\tau_1$  is the induction time to reach the threshold moisture content

 $\boldsymbol{\tau}_2$  is the time for completion of the corrosion process

Figure H-8 delineates  $\tau_1$  for a hermetic package as a function of the package volume and the allowable leak rate from MIL-STD-883, Method 1011, Table II, which provides the following data:

Volume < 0.01 cm 
$3$
 , Allowable leak rate  $\le$  1 x  $10^{-8}$  atm cc/sec 0.01 cm  3   $\le$  Volume  $\le$  0.4 cm  3 , Allowable leak rate  $\le$  5 x  $10^{-8}$  atm cc/sec Volume > 0.4cm  3  , Allowable leak rate  $\le$  5 x  $10^{-7}$  atm cc/sec

From Figure H-8 it is seen that as the leak rate increases,  $\tau_{1}(\text{hermetic})$  approaches zero. Hence, if a microcircuit is subjected to environmental or handling stresses before installation which cause a latent flaw to develop into a leak, such as failure of a lid seal, then  $\tau_{1}(\text{hermetic})$  will decrease and

Under this circumstance

$$\tau_2 = \tau_2$$
 (H2.1a)

Typically, for any type of package, the time required for the corrosion process to culminate in a falure far exceeds the moisture induction time, and

$$\tau_2 > 10 \, \tau_1$$

Therefore, equation H2.1a effectively approximates the total time to corrosion failure. Evaluation of  $\tau_2$  is useful for comparison of competing packaging materials and package designs.

## H2.2 Moisture Induction Time Model

The time for the corrosion process varies between different mechanisms and sites while the time to reach the threshold moisture content depends only on the package type.

To determine the induction time for a hermetic package, the internal volume and maximum allowable leak rate of the package have to be defined. With these two package parameters defined,  $\tau_{\rm l}$  hermetic can be read directly from figure H-8.

For a nonhermetic package, the permeability rate, Table 4.5-18, and effective thickness, figure H-9, of the package have to be identified. The time for the internal partial pressure of a package to reach 95% of the external partial pressure is derived in Appendix H-1 (equation H4.35). The induction time for a nonhermetic package is governed by the following equation:

$$^{\tau_1} \text{nonhermetic} = \frac{12L^2}{\pi^2 D}$$
 (H2.2)

where:

L is the effective thickness of the package (cm)

D is the permeability rate of the encapsulant material,  $cm^3-cm/cm^2-sec-bar$ 

Ühlig^[16] states that a critical relative humidity exists, below which corrosion is negligible. Koelmans^[20] presented data that shows a drastic reduction in surface conductivity, as a function of RH, takes place at about 5% RH. It appears that the condensed film must reach a critical thickness in order to dissolve contaminants and support ionic conduction. The absolute minimum of moisture has been described as three monolayers of condensed or adsorbed water molecules.^[32] Table H-2 summarizes the amount of internal water vapor that could result in three monolayer coverage. Figure H-10^[33] shows the same information graphically with a comparison to the allowed leakage rate from MIL-STD-883. Note that the larger the internal volume, the less moisture is required to produce the three monolayers. This is because with the decreasing area-to-volume ratio, there is less package surface area competing for water molecules, and thus the more likely they are to reside on the chip.

After the critical moisture content is reached inside a package, corrosion will take place once the inside temperature is dropped below the saturation temperature for the moisture to condense to form a liquid electrolyte with other ionic contaminants. Therefore, the inside temperature functions as a "switch" to activate or deactivate the corrosion process. The temperature activation function, f (T), has a value of 0 when the inside temperature is above saturation temperature or below the freezing point, and has a value of 1 when the inside temperature is below saturation temperature and above freezing. Hence, the function can be expressed as:

H3. APPLICATION OF THE CORROSION FAILURE RATE MODEL

## H3.1 Metallization Corrosion

Corrosion is a potential failure mechanism in electronic modules because of inherent susceptibility of the metal conductor lines. To reduce the occurrence of corrosion in the metallization, a passivation layer is applied

to protect it from contact with the environment. The ideal protective coating serves to prevent formation of the moisture film. It should form high energy bonds with the substrate which cannot be broken by moisture adsorption within the coating or by thermomechanically induced shear stress at the coating-substrate interface. It should have a low solubility for water to suppress conductivity in the film itself and have a low sorption coefficient. The passivation should also be chemically stable. However, defects on the passivation layer will promote pitting corrosion and eventually lead to a corrosion failure as shown in figure H-II. For metallization without the passivation layer, a mathematical model can be developed by using Faraday's and Ohm's laws, following the work of Howard. [22]

### H3.1.1 Model for metallization failure due to corrosion

Given the conditions shown in figure H-12, corrosion at the anode will proceed until a length of the electrode, approximately equal to its width, is corroded to an open condition. Dendritic growth (electrochemical metal migration from the cathode to the anode), which can cause shorts between conductors, is often an accompanying effect of corrosion. Steppan, et. al. [48] reviewed numerous studies initiated to understand and model dendritic growth and described the numerous conditions that contribute to this phenomenon. Zamanzadeh, et. al. [49] compared theoretical predictions with experimental observations and found differences in dendritic growth rates of several orders of magnitude between the predictions and observations. Dendritic growth has not been considered in this model due to its relative infrequency as a cause of catastrophic failure in microelectronic devices and the difficulty in accurately modeling its mechanism. Initially, the leakage current is given by

$$i = \frac{V}{R} = \frac{V}{\rho S/A} \tag{H3.1}$$

where A is the cross section of the current path through the electrolyte S is the separation of conductors connected by the electrolyte Therefore.

$$A = Lt \tag{H3.2}$$

and t is the electrolyte thickness (centimeters) in the direction parallel to conductor length

L is the length of the conductor edge exposed to the electrolyte and perpendicular to S:

then 
$$i = \frac{VL}{(\rho/t)S}$$
 (H3.3)

The term  $\rho/t$  is the sheet resistance of the electrolyte. The number of squares is given by S/L and can be quite low. The current is thus summed over S/L parallel paths of which the unit current is given by

$$ij = \frac{V}{(\rho/t)}$$
 (H3.4)

Thus if the surface resistivity is lowered due to a higher ionic concentration, or if the potential field is increased, a dominant local corrosion will occur. The quantity of material corroded is given by Faraday's Law:

$$\frac{w^2 hndF}{M} = \int_{\tau} ij d\tau = \frac{V\tau}{\rho/t}$$
 (H3.5)

where M is the atomic weight of the metal conductor and d is its density in gm/cm³, n is the chemical valence, F is Faraday's constant, 96500 coulombs/mol, and w and h are width and height of the conductor in cm respectively. The time to failure, in seconds, is therefore

$$\tau = \frac{w^2 \text{hndF}}{\text{MV f}^*(T)} \left( \frac{\rho}{t} \right) = \text{constant } x \frac{\rho}{\tau f^*(T)}$$
(H3.6)

The constant is dependent entirely upon the geometry and composition of the corroding electrode, and it can be calculated from design parameters. The time to failure  $\tau$  is clearly dependent on the sheet resistivity and thickness of the electrolyte and the value of the function  $f^*(T)$ , as defined

in equation H2.3. Since this function is discontinuous, the evaluation of  $\tau$  is facilitated by replacing this function with a continuous equipment operating time factor defined as follows:

$$k_3 = \frac{24}{24 - \tau^*} \tag{H3.7}$$

where  $\tau^*$  is the number of equipment operating hours per day. When the equipment is energized, the power dissipated in each microelectronic device is transformed to heat which will raise the package inside temperature above the saturation temperature. The liquid electrolyte which supports the ion transfer necessary for the corrosion process to continue will evaporate, and the corrosion process will become inactive.

As discussed in paragraph H2.3, it has been postulated that the minimum water film thickness required to provide the ion mobility necessary to support electrochemical corrosion is 3 monolayers of water molecules. A water molecule can be considered to be enclosed by a rectangular prism wth a base of 2.08 x 1.32 angstroms and a height of 1.53 angstroms. Hence a 3 monolayer film thickness can be considered to be approximately 6 angstroms thick (6 x  $10^{-8}$  cm). However, Der Marderosian [37] has reported that a 3 monolayer film thickness is 1.2 x  $10^{-7}$  cm. It is conservative to use this value for  $\tau$  in equation H3.6.

From the above considerations, the following metallization corrosion model is derived:

$$\tau^{2} m = 8 \times 10^{11} \frac{k_{1} k_{2} k_{3}}{k_{4}} \frac{w^{2} hnd\rho}{MV}$$
 (H3.8)

where:

 $au_{2m}$  is the time to failure, seconds k₁ is the physical properties index of the material, Table 4.5-12 k₂ is the coating integrity factor, Table 4.5-13

- $k_3$  is the operating time factor, Table 4.5–14
- $k_4$  is the temperature-humidity environment acceleration factor, figure 4.5-1
- w is the width of the metal conductor (cm)
- h is the height of the metal conductor (cm)
- n is the chemical valence of the material, Table 4.5-12
- d is the density of the material (g/cc), Table 4.5-12
- M is the atomic weight of the metal conductor, Table 4.5-12
- V is the voltage bias, volts (see Appendix H-4)
- $\rho$  is the resistivity of the electrolyte (ohm-cm), Table 4.5-15

The metallization corrosion model was developed based on gold bond pads without protection at 85°C/85 RH for a continuous corrosion process. To compensate for condition restraints, four correction factors are introduced. The physical properties index,  $k_1$ , is a corrosion resistance factor. Since aluminum corrodes ten times faster than gold, [13]  $k_1$  is 0.1 for aluminum and 1 for gold.

The coating integrity factor  $k_2$  accounts for the existence and integrity of a passivation layer covering the metallization on a microcircuit die. Sbar [45] has experimentally demonstrated that a void and pin hole free completely bonded passivation layer will reduce the metallization corrosion rate by 2 to 3 orders of magnitude. This suggests that a value of  $k_2$  = 1 can be assigned to unpassivated metallization, indicating that under this condition, corrosion proceeds without inhibition. A conservative value of  $k_2$  = 100 can be assigned to represent a defect free, completely bonded passivation layer. Between these two limits,  $k_2$  can assume values varying from 10 to 50 to account for varying defect levels. For conservatism, a default value of 10 can be assigned when a passivation layer exists and the defect level is unknown. Further investigation should be conducted to develop definitions for passivation layer defect types and magnitudes and associated values for  $k_2$  between the two limits.

The temperature-humidity environment acceleration factor,  $k_4$ , is required to determine the time to failure for conditions other than 85°C/85 RH.

Many temperature-humidity correlation relationships have been proposed. [24 to 28] Peck Peck evaluated these previous models and proposed a modified Arrhenius model based on analysis of published data from 61 tests conducted over the period from 1970 to 1985. He subsequently discarded the less reliable data prior to 1979 and evaluated new data. [30, 47] He proposed the following acceleration model based on over 90 tests:

$$k_4 = \frac{(RH_1)^n \exp(Ea/kT_1)}{(RH_2)^n \exp(Ea/kT_2)}$$
(H3.9)

where RH is test chamber relative humidity, percent

Ea is activation energy, electron volts

k is Boltzman's constant, eV/°K

T is test chamber temperature, °K

Peck found that n = -3.0 and Ea = 0.90 eV provided excellent correlation between the test data and the predicted acceleration factor over the range of 25% < RH < 100% and T  $\leq$  150C. Prior to applying equation H3.9, it is necessary to assure that the glass transition temperature (Tg) of the encapsulant is not less than 150C. By using RH₁ = 85% and T₁ = 85C, the following relationship is obtained:

$$K_4 = \frac{7.6 \times 10^6}{(RH)^{-3} \exp(10444/(T + 273))}$$
 (H3.9a)

where T is in °C.

This equation is plotted as figure 4.5-1.

The resistivity of the electrolyte,  $\rho$ , is calculated based on the amount of contaminants in average indoor environment across the country as discussed in Appendix H-3.

## H3.2 Bond Pad Corrosion

Recent advances in device passivation technology have resulted in protective films of high integrity and moisture imperviance. The use of these films on integrated circuits has greatly reduced the corrosion of aluminum conductors when these devices are placed on temperature, humidity, and bias stress. However, for microelectronic devices which incorporate wire bonding, the aluminum bond pads remain unpassivated and consequently are exposed to the packaging environment. [23]

Figure H-13 is taken from reference^[23] and depicts a typical bond pad structure where the edges of the pad and the remainder of the chip are protected by a multi-layer passivation structure.

Bond pad corrosion can be considered to be principally due to three separate mechanisms:

- (1) chemical corrosion due to phosphoric acid formation from  $P_2O_5$  leached from phosphosilicate glass passivation by liquid phase moisture. [35, 36]
- (2) electrolytic corrosion due to current leakage across a wetted surface between adjacent bond pads having different applied electrical potential. [14, 34]
- (3) galvanic corrosion due to the galvanic potential difference between dissimilar bond wire and bond pad metals, as discussed in Appendix H-4. [23]

Mechanism (1) results in open circuit failure and can be minimized by appropriate choice of passivation materials, and will not be considered further in this study. Mechanism (2) will most likely result in microcircuit performance degradation before significant corrosion can develop. However, to assure conservatism in the corrosion model, this mechanism is considered in Appendix H-4 when choosing the appropriate bias voltage magnitude. Mechanism (3) also results in open circuit failure and requires corrosion of a finite

volume of bond wire or bond pad material as discussed in Appendix H-5.

The process whereby contaminants can enter along the plastic/lead frame interface is discussed in reference [23] and is depicted in figure H-14. The interface gap is shown enlarged for clarity. The effects of temperature, humidity, bias and perhaps capillary action can cause the migration of these contaminants along the interface to the bond wire. As this occurs, the chloride ions and moisture can corrode the bare metal, with iron and nickel ions being dissolved. These ions can then travel along with the water/chloride contamination to the bond wire, up the wire and eventually reach the aluminum bond pad, whereby corrosion of the pad can proceed.

The corrosion chemistry of aluminum is basically a four step process that can be summarized as follows^[41]:

- 1) Adsorption of an aggressive anion (C1⁻) on to the protective anodic aluminum oxide film
- 2) Chemical reaction of Cl⁻ with Al³⁺ in the oxide lattice  $A1^{3+} + 2 OH^{-} + Cl^{-} => Al(OH)_2Cl$
- 3) Thinning of the oxide by electro-chemical dissolution
- 4) Direct attack of exposed Al by Cl⁻ ions:  $A1^{3+} + 4 Cl^{-} \Rightarrow A1Cl_{4}^{-}$  $A1Cl_{4}^{-} + 2 H_{2}O \Rightarrow A1(OH)_{2}Cl + 2 H^{+} + 3 Cl^{-}$

As can be seen from the last equation, chloride ions are both a reactant and a product during this process. As such, once the chlorine ions participate in the corrosion of aluminum, they are "re-cycled" and can start the process all over again. The implication is that a small amount of chloride ions can consume a much larger amount of aluminum.

#### H3.2.1 Model for Bond Pad Failure Due to Corrosion

Equation H3.8 for metallization corrosion can be applied to bond pad corrosion by replacing the metallization corrosion volume by the bond pad corrosion

volume. Appendix H-5 discusses the evaluation of the bond pad corrosion volume and provides the following conclusions:

(1) When the bond pad is anodic to the bond wire in a dissimilar metal coupling:

$$V_c = 0.3 \text{ s}^2 t_b \tag{H-8a}$$

where s = bond pad size, cm (for a square pad)  $t_b$  = bond pad thickness, cm

- (2) When the bond wire is anodic to the bond pad in a dissimilar metal coupling:
  - a) for a wedge or crescent bond:

$$V_c = 0.236 \, D^3$$
 (H-8b)

where D = bond wire diameter, cm

b) for a ball bond:

$$V_c = 3.77 \text{ D}^3$$
 (H-8c)

- c) for unknown bond type use equation H-8b.
- 3) When the bond wire and bond pad are made from similar materials, use the smaller of equations H-8a and H-8b.

Then equation H3.8 can be rewritten for bond pad corrosion by replacing the terms  $\rm w^2h$  with  $\rm V_{\rm c}$ , as follows:

$$\tau^{2}w = 8 \times 10^{11} \frac{k_{1}k_{2}k_{3}}{k_{4}} \frac{V_{c}nd\rho}{MV}$$
 (H3.10)

#### where:

- $\tau_{2w}$  is the time to failure, seconds
- $k_1$  is the physical properties index of the anodic, member of the bond pad-bond wire combination, Table 4.5-12
- $k_2$  is the coating integrity factor, table 4.5-13
- $k_a$  is the operating time factor, Table 4.5-14
- $k_4$  is the temperature-humidity environment acceleration factor, figure 4.5-1
- V is the corrosion volume as discussed in Appendix H-5 and summarized above, cm³
- n is the chemical valence of the anodic member of the bond pad-bond wire combination. Table 4.5-12
- d is the density of the anodic member of the bond pad-bond wire combination. Table 4.5-12
- M is the atomic weight of the anodic member of the bond pad-bond wire combination. Table 4.5-12
- V is the voltage bias, volts (see Appendix H-4)
- ρ is the resistivity of the electrolyte, ohm-cm, Table 4.5-15

Note: When the bond pad and bond wire are made from similar materials, the choice of values for  $k_1$ , n, d and M is obvious and  $V_C$  is chosen as discussed in (3) above.

### H4. SUMMARY

Performance over time is key to the reliability of the package and must be predictable to aid in design and trade off studies. The time to failure of different sites in a package due to corrosion was mathematically modeled. The result can be used either to determine the reliability of the package, improve proposed designs or to function as a guide line for maintenance.

The models were developed based on fundamental concepts and validated with existing experimental data. However, more extent experiments are required to further improve the accuracy of the models by reducing the assumptions taken during the model development.

### REFERENCES

- [1] Hnatek, Eugene R., "Integrated Circuit Quality and Reliability", Marcel Dekker, New York, 1987, pp. 427-428
- [2] Cocks, F.H., "Manual of Industrial Corrosion Standards and Control", American Society for Testing and Materials 1973, pp. 16-17
- [3] Cocks, F.H., "Manual of Industrial Corrosion Standards and Control", American Society for Testing and Materials 1973, pp. 20
- [4] Cocks, F.H., "Manual of Industrial Corrosion Standards and Control", American Society for Testing and Materials 1973, pp. 17-18
- [5] Hnatek, Eugene R., "Integrated Circuit Quality and Reliability", Marcel Dekker, New York, 1987, pp. 520
- [6] Thomas, R., "Moisture, Myths and Microcircuits", IEEE Trans. on Parts, Hybrids, and Packaging, Vol. PHP-12, No. 3, Sept. 1976, p.169
- [7] "Permeability Data For Aerospace Applications", IIT Research Institute, Chicago, Illinois, 1968
- [8] Thomas, R., "Moisture, Myths and Microelectronics", Proc. 26th Electronic Component Conf., 1976, p.272
- [9] DerMarderosian, A., "Nichrome Resistor Investigation", Raytheon Internal Rep., IS:72:6, 1972
- [10] Traeger, R.K., "Non-hermeticity of Polymeric Lid Sealants",

  IEEE Trans. Parts, Hybrids and packaging, Vol PHP-13, no. 2, June 1977
- [11] Davy, J.G., "Model Calculations for Maximum Allowable Leak Rates of Hermetic Devices", J. Vac. Sci. Technol., Vol 12, no. 1, Jan./Feb. 1975
- [12] C.E.C. Leak Detection Manual (#992249-0011), pp. 2-3
- [13] Schneider, Gernot. "Non-metal Hermetic Encapsulation of a Hybrid Circuit", Microelectronic Reliability, Britain, Vol 28 No. 1, pp. 75 - 92, 1988
- [14] Commizzoli, R.B., Frankenthal, R.P., Miner, P.C., Sinclair, J.D., "Corrosion of Electronic Materials and Devices, Science, Vol 234, Oct 1986, pp. 340 345
- [15] Stojadinovic, N.D., "Failure Physics of Integrated Circuits A Review", Reliability Physics Symposium, 1981

### REFERENCES (Continued)

- [16] Uhlig, H.H., "Corrosion and Corrosion Control", Wiley, New York, 1963, p.146
- [17] "Design Guidelines for Prevention and Control of Avionic Corrosion", NAVMAT P 4855-2, Department of the Navy, June, 1983
- [18] Kiely, J.B., "Simulating the Corrosion Threshold of LSI/VLSI Devices Using Moisture Sensitive Test Patterns"
- [19] Rice, D.W., Journal Electrochem Soc. 127.891, 1980
- [20] Koelmans, H., P. Intl Rel Phy Symp, 1974, IEEE, pp. 168 171
- [21] CRC Handbook of Chemistry and Physics, Chemical Rubber Publishing Co, Cleveland, OH, 59th Edition 1978, pp. 205
- [22] Howard, R.T., "Electrochemical Model for Corrosion of Conductors on Ceramic Substrates", T. CHMT, Vol 4, No. 4, 1981 (IEEE), pp. 520 525
- [23] Engel, P.R., Corbett, T., Baerg, W., "A New Failure Mechanism of Bond Pad Corrosion in Plastic Encapsulated ICs under Temperature, Humidity and Bias Stress", Proc 33rd Electronic Components Conference, 1983 (IEEE), pp. 245 252
- [24] Reich, B., Hakim, E., "Environmental Factors Governing Field Reliability of Plastic Transistors and Integrated Circuits", Proc Intl Rel Phys Symp, 1972 (IEEE), pp. 82 - 87
- [25] Peck, D.S., Zierdt, Jr., C.H., "Temperature-Humidity Acceleration of Metal-Electrolysis Failure in Semiconductor Devices", Proc Intl Rel Phys Symp, 1973 (IEEE), pp. 146 - 152
- [26] Larson, R.W., "The Accelerated Testing of Plastic Encapsulated Semiconductor Components", Proc Intl Rel Phys Symp, 1974 (IEEE), pp. 243 - 249
- [27] Larson, R.W., "A Review of the Status of Plastic Encapsulated Semiconductor Reliability", Br Telecom Technol J, Vol 2, No. 2, April, 1984
- [28] Hallberg, O., "Acceleration Factors for Temperature-Humidity Testing of Al-Metallized Semiconductors", SINTOM, 1979, Kopenhagen, Denmark
- [29] Peck, D.S., "Comprehensive Model for Humidity Testing Correlation", Proc Intl Rel Phys Symp, 1986 (IEEE), pp. 44-50

### REFERENCES (Continued)

- [30] Peck, D.S., personal communications, July 14, 1987
- [31] MIL-STD-889B, Appendix B, (1976)
- [32] Cvijanovich, G.B., "Conductivities and Electrolytic Properties of Adsorbed Layers of Water", Proc NBS/RADC Workshop, Moisture Measurement Technology for Hermetic Semiconductor Devices II, Gaithersburg, MD, pp. 149 164, 1980
- [33] Lowry, R.K., "Microcircuit Corrosion and Control", Microcontamination, May 1985, pp. 63 69
- [34] Schnable, G.L., Commizzoli, R.B., Kern, W., White, R.K., "A Survey of Corrosion Failure Mechanisms in Microelectronic Devices", RCA Review, Vol 40, pp. 416 445, Dec 1979
- [35] Olberg, R.C., Bozarth, J.L., "Factors Contributing to the Corrosion of the Aluminum Metal on Semiconductor Devices Packaged in Plastics", Microelectronic Reliab, 15(6), p. 60
- [36] Paulson, W.M., Kirk, R.W., "The Effects of Phosphorus-Doped Passivation Glass on the Corrosion of Aluminum", Proc Intl Rel Phys Symp, 1974 (IEEE), p. 172
- [37] Der Marderosian, A., "Permissible Leak Rates and Moisture Ingress", Hermeticity Tutorial Notes, Intl Rel Phys Symp, 1984 (IEEE), pp. 1 3.32
- [38] DU 1.4.2.14, "Hybrid Design Engineering Guide", Westinghouse Electronic Systems Group (Proprietary)
- [39] Graham, J.W., "Gas Leakage in Sealed Systems", Chemical Engrg, May 1964, pp. 169 174
- [40] Dushman, S., "Scientific Foundations of Vacuum Technique", 2nd Edition, J. Wiley, p. 88
- [41] Nguyen, T.H., Foley, R.T., "The Chemical Nature of Aluminum Corrosion", J. Electrochem Soc, Vol 17, No. 12, pp. 2563 2566, 1980
- [42] Berg, H.M., Paulson, W.M., "Chip Corrosion in Plastic Packages", Microelectronics and Reliability, V20, pp. 247 263, 1980
- [43] Guttenplan, J.D. "Corrosion in the Electronics Industry", Metals Handbook, Vol. 13, pp. 1107 1112, ASM International, 1987

#### REFERENCES (Continued)

- [44] Baboian, R., "Corrosion A National Problem", ASTM Stand News, Mar 1986, pp. 37
- [45] Sbar, N.S., "Bias Humidity Performance of Encapsulated and Unencapsulated  $T_1$ -Pd-Au Thin Film Conductors in an Environment Contaminated with  $Cl_2$ ", P. Electr Comp Conf, IEEE, 1976, pp. 277 284
- [46] Latimer, W.M., "The Oxidation States of the Elements and Their Potential in Aqueous Solutions", Prentice-Hall, 2nd Edition, 1952, pp. 339 345
- [47] Peck, D.S., Halberg, O., "Recent Humidity Accelerations A Base for Testing Standards", Submitted Oct 1989 for review prior to publication in T. CHMT, IEEE.
- [48] Steppan, J.J. et al, "A Review of Corrosion Failure Mechanims During Accelerated Tests", J. Electrochem Soc, Vol 134, No 1, pp 175 190, 1987
- [49] Zamanzadeh, M., et al, "Electrochemical Examination of Dendritic Failure in Electronic Devices", P. Symp on Multilevel Metallization, Interconnection and Contact Technologies, Vol 87-4, pp. 173 184, Electrochem Soc, 1987




FIGURE H-1
DIFFUSION PRESSURE GRADIENTS ACROSS A BARRIER






FIGURE H-2


Schematic drawing illustrating the autocatalytic nature of pitting attack on aluminum in oxygenated sodium chloride solution



 $\frac{\text{FIGURE H-3}}{\text{Corrosion Rate Versus Voltage For Epoxy Encapsulated Devices}}$ 



 $\frac{\textit{FIGURE}\ \textit{H}-\textit{4}}{\textit{Influence of Ionic Contamination on the Corrosion Result}}$ 









FIGURE H-5
Percentage Failure of Encapsulated and
Unencapsulated Packages Under Corrosion




 $\frac{\text{FIGURE H-6}}{\text{Reliability of Encapsulated Package in a Corrosive Environment}}$ 



 $\frac{ \texttt{FIGURE_H-7}}{\texttt{Failure Rate of Encapsulated Package in a Corrosive Environment}}$ 




 $\frac{\rm FIGURE\ H-8}{\rm Time\ to\ Reach\ 3\ Monolayers\ of\ H_2O} \quad {\rm as\ a\ Function}$  of Package Internal Volume and Air Leak Rate




Effective Thickness = T/2

FIGURE H-9
Typical Plastic Encapsulated Package



 $\frac{\text{FIGURE H-10}}{\text{Maximum Allowable Moisture Content as a}}$  Function of Internal Package Volume







FIGURE H-11
Pitting in Passivated Metallization Layer



 $\frac{ \mbox{FIGURE H-12}}{\mbox{Schematic Diagram for Metallization Corrosion}}$ 







FIGURE H-13
Typical Bond Pad Structure





 $\frac{\text{FIGURE } \text{H-}14}{\text{Path for Contaminants Entering the Package to the Pad}}$ 





ULTRASONIC WEDGE BOND






THERMOCOMPRESSION WEDGE BOND


CRESCENT

	D'OR L			W		
BOND TYPE	MIN	NOM	MAX	MIN	MOM	MAX
BALL	2 D	4 D	6D	1	-	_
U/S WEDGE	1.5D	3.25 D	5D	1.2D	2.1D	3 D
T/C WEDGE	1.5D	3.25D	SD	1.5)	2.25D	3 <b>)</b>
CRESCENT	0.5 D	1.750	3 D	1.20	3.1 D	5D

FIGURE H-15

FORMED BOND GEOMETRY LIMITS





#### Table H-1

METAL	<u>USES</u>
Gold	Electrical connector contacts, printed circuit board edge connectors, leaf-type relays, miniature coaxial connectors, semiconductor leads, and microminiature and hybrid circuits
Silver	Protective coating on relay contacts, wave guide interiors, wire, high frequency cavities, EMI/EMP shields, and EMI gaskets
Magnesium Alloys	Radar antenna dishes and light weight structure, such as chassis, support and frames
Iron, Steel and Ferrous Alloys	Component leads, magnetic shields, magnetic coatings on memory disks, transformers, brackets, racks, hermetic electrical connector shells and fastener hardware
Aluminum Alloys	Equipment housing, chassis, mounting racks, support, frames, electrical connector shell, and printed circuit board heat sinks
Copper and Copper Alloys	Wire, PCB circuitry and heat sinks, component leads, terminals, bus bars, nuts and bolts, and radio frequency gaskets.
Cadmium Plating	Sacrificial protective coating on ferrous fastener hardware and on electrical connectors
Nickel Plating	Barrier-type layer between copper and gold in electrical contacts, for corrosion protection on electrical connectors, PCB heat sinks, electrical bonds in EMI applications and for compatibility in dissimilar-metal junctions

#### Table H-1 (CONTD)

METALS USES

Tin Plating For corrosion protection, solderability, and compatibility

between dissimilar metals, on electrical connectors, radio frequency shields, filters, small enclosures, component leads

and automatic switching devices

Solder and For joining, solderability and corrosion protection

Solder Plating

Beryllium Inertial guidance instruments

Table H-2
Moisture Content vs. Volume (PPM)

Volume	Surface Area	Ratio of Area	Water	Number of	Moisture
(cc)	(cm)	to Volume	Thickness (cm)	<u>Monolayers</u>	Content
0.001	0.08	80		l	1 3000
0.01	0.38	38	_	l	6200
0.1	1.7	17	1.2 x 10 ⁻⁷	] 3	2700
1	8.2	8.2			1300
10	38	3.8			600
100	175	1.75			280

### APPENDIX H-1 DEVELOPMENT OF A PERMEATION MODEL

In order to develop a mathematical model, the validity of Fick's Laws have to be assumed as a beginning. This development assumes constant temperature conditions unless specifically noted otherwise. Recall that Fick's Laws are:

$$F = -D \left( \frac{\partial C}{\partial x} + \frac{\partial C}{\partial y} + \frac{\partial C}{\partial z} \right)$$
 (H4.1)

$$\frac{dC}{dt} = D \left( \frac{\partial^2 C}{\partial x^2} + \frac{\partial^2 C}{\partial y^2} + \frac{\partial^2 C}{\partial z^2} \right)$$
 (H4.2)

Assuming the permeation is one dimensional and occurs along the x axis, as shown in figure H-l based on a semi-infinite mathematical model, in uni-dimensional terms; i.e.,

$$F = -D \frac{dC}{dx} = D \frac{(C_1 - C_2)}{L}$$
 (H4.3)

and 
$$\frac{\partial^2 C}{\partial x^2} = \frac{1}{D} \frac{\partial C}{\partial t}$$
 (H4.4)

where:

C is the concentration

x is the membrane thickness

D is the diffusion constant

t is the time

In some practical systems, the surface concentration may not be known but only the gas or vapor pressure  $P_1$ ,  $P_2$  on the two sides of the membrane is known. The rate of transfer in the steady state is then sometimes written

$$F = D_p \frac{(P_1 - P_2)}{I}$$
 (H4.5)

and the constant  $D_p$  is referred to as the permeability constant. Assuming the diffusion coefficient,  $D_r$  is constant, and there is a linear relationship

between the external vapor pressure and the corresponding equilibrium concentration within the membrane, then equation H4.3 and H4.5 are equivalent, but not otherwise.

Then 
$$F = -D_p \frac{dP}{dx}$$
 (H4.6)

and 
$$\frac{\partial^2 P}{\partial x^2} = \frac{1}{D_p} \frac{\partial P}{\partial t}$$

Consider the following conditions as in figure H-1:

$$\frac{\partial^2 P}{\partial x^2} = \frac{1}{D_p} \frac{\partial P}{\partial t}, \quad 0 < x < L, \ t > 0$$
 (H4.8)

$$P(x,0) = f(x), 0 < x < L (H4.9)$$

$$P(x,0) = f(x),$$
  $0 < x < L$  (H4.9)  
 $P(0,t) = P_1,$   $t > 0$  (H4.10)

$$\frac{\partial P}{\partial x} (L, t) = 0 t > 0 (H4.11)$$

It is easy to verify that the steady-state solution of this problem is P(x) = $P_1$ . Using this information, this boundary value-initial value problem can be solved by the transient concentration  $w(x,t) = P(x,t) - P_1$ 

$$\frac{\partial^2 w}{\partial x^2} = \frac{1}{Dp} \frac{\partial w}{\partial t}, \qquad 0 < x < L, \quad t > 0$$
 (H4.12)

$$w(x,0) = f(x) - P_1 = g(x), 0 < x < L$$
 (H4.13)

$$w(0,t) = 0,$$
  $t > 0$  (H4.14)

$$\frac{\partial w}{\partial x} (L,t) = 0 t > 0 (H4.15)$$

Since this problem is homogeneous, it can be solved by the method of separation of variables. The assumption that w(x,t) has the form of a product,  $\phi(x)T(t)$ , and insertion of w in that form into the partial differential equation H4.12 leads to the separated equations

$$\Phi''(x) + \lambda^2 \Phi = 0, \quad 0 < x < L$$
 (H4.16)

$$T' + \lambda^2 kT = 0, t > 0$$
 (H4.17)

Moreover, the boundary conditions take the form

$$\phi(0)T(t) = 0,$$
  $t > 0$  (H4.18)

$$\phi'(L)T(t) = 0, t > 0$$
 (H4.19)

It has been shown that  $\phi(0)$  and  $\phi'(L)$  should both be zero:

$$\phi(0) = 0, \quad \phi'(L) = 0$$
 (H4.20)

Now, the general solution of the differential equation H4.16 is

$$\phi(x) = a'\cos \lambda x + b'\sin \lambda x \tag{H4.21}$$

The boundary condition,  $\phi(0) = 0$ , requires that a' = 0, leaving

$$\phi(x) = b' \sin \lambda x \tag{H4.22}$$

The boundary condition at x = L now takes the form

$$\phi'(L) = b'\lambda \cos \lambda L = 0 \tag{H4.23}$$

The three choices are b' = 0, which gives the trivial solution;  $\lambda$  = 0, and cos  $\lambda L$  = 0. The third alternative requires that  $\lambda L$  be an odd multiple of  $\pi/2$ , which can be expressed as

$$\lambda_{n} = (2n - 1) \pi / 2L, \qquad n = 1, 2, ....$$
 (H4.24)

The eigenfunctions are given by the formula

$$\phi_{\mathbf{n}}(\mathbf{x}) = \sin \lambda_{\mathbf{n}} \mathbf{x} \tag{H4.25}$$

With the eigenfunctions and eigenvalues determined, the solution to equation

H4.17 becomes

$$T_n(t) = \exp(-\lambda_n^2 D_p t)$$
 (H4.26)

By adopting the Fourier sine series, the solution to the problem is

$$P(x,t) = P_1 + \Sigma b_n \sin \lambda_n x \exp(-\lambda_n^2 D_n t)$$
 (H4.27)

Suppose that the initial condition H4.9 is

$$P(x,0) = P_0,$$
  $0 < x < L$  (H4.28)

Then equation H4.13 becomes

$$g(x) = P_0 - P_1$$
  $0 < x < L$  (H4.29)

and

$$b_{n} = (P_{0} - P_{1}) \frac{4}{\pi(2n-1)}$$
(H4.30)

The complete solution of the boundary value-initial value problem with initial condition  $P(x,0) = P_0$  would be

$$P(x,t) = P_1 + (P_0 - P_1) \frac{4}{\pi} \sum_{n=1}^{\infty} \frac{1}{2n-1} \sin \lambda_n \times \exp(-\lambda_n^2 D_p t)$$
 (H4.31)

For 
$$x = L$$
,  $t = infinity$ ,  $p(L, \infty) = P_1$   
For  $x = L$ ,  $t = 0$ 

$$P (L,0) = P_1 + (P_0 - P_1) \frac{4}{\pi} \sum_{n=1}^{\infty} \frac{1}{2n-1} \sin \lambda_n L$$

$$= P_1 + (P_0 - P_1) \frac{4}{\pi} \sum_{n=1}^{\infty} \frac{1}{2n-1} \sin \frac{(2n-1)\pi}{2L} L$$

$$= P_1 + (P_0 - P_1) \frac{4}{\pi} (1 - \frac{1}{3} + \frac{1}{5} - \frac{1}{7} + \dots)$$

$$= P_1 + (P_0 - P_1) \frac{4}{\pi} \frac{\pi}{4}$$

$$= P_0$$
(H4.32)

Now, for any time t at the boundary x = L, the partial pressure is

$$P(L,t) = P_{1} + (P_{0} - P_{1}) \frac{4}{\pi} \sum_{N} \sin^{N\pi} \exp\left[-\frac{(N\pi)^{2}}{2L}D_{p}t\right]$$

$$= P_{1} + (\rho_{0} - \rho_{1}) \frac{4}{\pi} \sum_{N} \frac{1}{N} \sin^{N\pi} \frac{e^{-1} \left[\frac{N^{2}\pi^{2}}{4L^{2}}\right]}{e^{-1} \left[\frac{N^{2}\pi^{2}}{4L^{2}}\right]} D_{p}t]$$

$$= P_{1} + (P_{0} - P_{1}) \frac{4}{\pi} \left[e^{-1} \frac{e^{-1} \left[\frac{9\pi^{2}D_{p}t}{4L^{2}}\right]}{e^{-1} \left[\frac{9\pi^{2}D_{p}t}{4L^{2}}\right]} + \frac{e^{-1} \left[\frac{25\pi^{2}D_{p}t}{4L^{2}}\right]}{e^{-1} \left[\frac{49\pi^{2}D_{p}t}{4L^{2}}\right]}$$

$$= \frac{1}{5} e^{-1} \frac{e^{-1} \frac{49\pi^{2}D_{p}t}{4L^{2}}} - \frac{1}{7} e^{-1} \frac{e^{-1} \frac{49\pi^{2}D_{p}t}{4L^{2}}} - \frac{1}{1} e^{-1} \frac{1}{1}$$

$$- [\frac{^{2}D_{p}t}{^{4}L^{2}}]$$

$$\simeq P_{1} + (P_{0} - P_{1}) e^{-\frac{^{2}D_{p}t}{^{4}L^{2}}}$$
(H4.33)

Let  $P_0 = 0$ 

Then 
$$\frac{P(L,t)}{Pl} \approx 1 - e^{-(\frac{\pi^2 D_p t}{4 L^2})}$$

as  $t \to \infty$ ,  $P(L, t)/P \approx 1$ 

Let  $\frac{P(L,t)}{Pl} = 0.95$ 

Then  $1 - e^{-(\frac{\pi^2 D_p t}{4 L^2})} = 0.95$ 

and 
$$e^{-(\frac{\pi^2 D_p t}{4 L^2})} = 0.05$$

Taking logarithms

$$-(\frac{\pi^2 D_p t}{4 L^2}) = -3$$

$$t = \frac{12 L^2}{\pi^2 D_p}$$
 (H4.35)

# APPENDIX H-2 DEFINING EQUATIONS FOR LEAKAGE FLOW REGIMES

Viscous flow occurs when the mean free path of the gas is smaller than the cross-section dimension of the physical leak. Poiseuille's Law for viscous flow through a cylindrical tube is shown.

$$Q = \frac{4}{8 n!} \times 10^{-3} P (P_1 - P_0)$$
 (H5.1)

where

Q is the flow rate, in micrometer liters per second

r is the radius of tube, in centimeters

n is the viscosity of gas in poise

i

1 is the length of tube, in centimeters

 $\overline{P}$  is the average pressure,  $(P_1 + P_0)/2$ , in micrometers Hg

 $P_1$  is the outside partial pressure, in micrometers Hg

 ${\bf P}_{\bf O}$  is the inside partial pressure, in micrometers Hg

Transition flow occurs when the mean free path of the gas is approximately equal to the cross-section dimension of the leak and it occurs under conditions intermediate between viscous flow and molecular flow. Again for a long tube, the flow may be expressed as shown below [39]:

$$Q = \frac{30.48r^3}{1} \sqrt{\frac{1}{M}} (P + PO)_0 \left[ \frac{0.1472rP}{La} + \frac{1 + 2.507rP/La}{1 + 3.095rP/La} \right]$$
 (H5.2)

where:

Q is the flow rate, in micrometer liters per second

r is the radius of the tube, in centimeters

1 is the length of the tube, in centimeters

M is the molecular weight of gas, in amu

 $P_1$  is the outside partial pressure, in micrometers Hg

 $\mathbf{P}_{_{\mathbf{O}}}$  is the inside partial pressure, in micrometers  $\mathbf{H}\mathbf{g}$ 

T is the temperature, in degrees kelvin

La is the mean free path, in centimeters, at the average pressure  $(P_1 + P_0)/2$ 

Molecular flow occurs when the mean free path of the gas is greater than the longest cross-section dimension of the physical leak. Knudsen's Law for molecular flow neglecting the end effect is shown  $^{[40]}$ :

$$Q = \frac{30.48r^3}{1} \sqrt{\frac{1}{M}}$$
 (H5.3)

where:

Q is the flow rate, in micrometer liters per second

r is the radius of the tube, in centimeters

l is the length of the tube, in centimeters

M is the molecular weight of gas, in amu

T is the temperature, in degrees kelvin

## APPENDIX H-3 DEVELOPMENT OF ELECTROLYTE RESISTIVITY VALUES

From Rice's data,  $^{[19]}$  the arithmetic mean of chlorine gas concentration within electronic equipment locations is 0.51 x  $10^{-6} \text{gm/m}^3$ .

$$0.51 \times 10^{-6} \text{ gm Cl}_2 \times \frac{1 \text{ mole Cl}_2}{71 \text{ gm}} \times \frac{0.0224 \text{ m}^3}{1 \text{ mole Cl}_2}$$

$$= 1.6 \times 10^{-10} \text{ m}^3 \text{ Cl}_2$$

Therefore, the concentration of chlorine gas is  $1.6 \times 10^{-4} \text{ ppm}_{V}$ . Consider the reaction of Cl₂ with water.

$$C1_2 (g) + H_2O + H^+ + C1^- + HOC1$$
 (H6.1)

This equation can be derived by adding the standard electrode reactions:

$$Cl_2(g) + 2e^- = 2Cl^ E^\circ = +1.3583$$
 (H6.2)

$$H_2O + C1^- = H^+ + HOC1 + 2 e^-$$
  $E^\circ = -1.49$  (H6.3)

Applying the Nernst equations,

$$E_{12} = E_{12}^{\circ} - \frac{RT}{2F} \ln \frac{[C1^{-}]^{2}}{[C1_{2}]}$$
 (H6.4)

and

$$E_{13} = E_{13}^{\circ} - \frac{RT}{2F} \ln \frac{[H^{+}][HOC1]}{[H_{2}O][C1^{-}]}$$
 (H6.5)

Adding equations H6.4 and H6.5:

$$E_{11} = E_{12}^{\circ} + E_{13}^{\circ} - \frac{RT}{2F} \ln \frac{[C1^{-}][H^{+}][HOC1]}{[C1_{2}][H_{2}]}$$
 (H6.6)

The activities of the  $\mathrm{H}^+$  and  $\mathrm{Cl}^-$  ions are close to their concentration in dilute solution and the activities of  $\mathrm{Cl}_2$  is its partial pressure in atmospheres (1.6 x  $\mathrm{10}^{-10}$ ). The activities of water and HOCl are unity. Therefore equation H6.6 becomes

$$E_{11} = 1.3583 - 1.49 - \frac{(8.314)(358)}{(2)(96500)} \ln \frac{[H^{+}][C1^{-}]}{1.6 \times 10^{-10}}$$

$$= 0$$

$$=> 0.1317 = -0.01542 \ln \frac{[H^{+}][C1^{-}]}{1.6 \times 10^{-10}}$$

from which

$$[H^{+}][C1^{-}] = 3.125 \times 10^{-14}$$
  
 $[H^{+}]$  or  $[C1^{-}] = 1.77 \times 10^{-7}$ 

Equivalent conductivity is defined as

$$\Lambda = \frac{1000}{C\rho}$$

where C is the ionic concentration.

From the CRC Handbook of Chemistry and Physics,  $^{[21]}$  combined equivalent conductivity of  $H^+$  and  $Cl^-$  is 775 at 85°C, hence

$$\rho = \frac{1000}{1.77 \times 10^{-7} \times 775}$$

For a corrosive environment, the amount of  ${\rm Cl}_2$  existing is assumed to be ten times the normal environment, or 5.1 x  $10^{-6}$  gm/m 3 . By going through the same calculations as above, the resistivity of the electrolyte for this condition at 85°C/85 RH is found to be 2.3 x  $10^6$  ohm-cm.

# APPENDIX H-4 SELECTION OF BIAS VOLTAGE FOR EQUATIONS H3.7 & H3.10

Corrosion of metals is an electrochemical phenomenon and its rate is proportional to the electrical potential difference between the anodic and cathodic regions of the corrosion site. Hence the time to failure of conductor and bond pad metallization due to corrosive attack, as modeled in equations H3.7 and H3.10, is directly proportional to a voltage bias. The applied voltage difference between adjacent signal or ground metallizations on a microcircuit is the usual driving force in electrochemical corrosion. However, when two dissimilar metals are in contact, such as gold wire bonded to an aluminum pad, corrosion will proceed without an applied electrical bias when an electrolyte is present. The corrosion process is then driven by the galvanic potential difference existing between the two metals. The magnitude of the galvanic potential depends upon the electrolyte concentration, pH. flow, aeration and temperature. [31] The anodic member of the dissimilar metal pair is usually corrosively attacked, but secondary effects such as varying ion concentration, relative anode/cathode area, electrolyte resistivity, polarization of the wetted metal surfaces by oxide films or gas evolution and the formation of insoluble corrosion products on the metal surfaces can change the corrosion rate or reverse the process to corrosive attack of the cathodic member. Since exact knowledge of the conditions actually present in a microelectronic device during corrosive attack is not feasible, a first approximation to the differing corrosion rates of various dissimilar metal couples can be achieved by assuming the corrosion rate is proportional to the electrochemical galvanic potential difference between the two metals, and by assuming that the anodic member receives the corrosive attack.

Table 4.5-16 has been abstracted from reference [46] and lists the electrochemical galvanic potential for materials commonly used in proximity to each other in microelectronic devices. The galvanic potential difference for any two metals is defined as the algebraic difference between their electrode potentials listed in the table. However, the galvanic potential difference for use in equations H3.7 and H3.10 is defined as follows:

$$V_{\text{galvanic}} = I + (V_{\text{cathode}} - V_{\text{anode}})$$
 (H7.1)

For example, the galvanic potential difference for a gold wire bonded to an aluminum pad is:

$$V_{galvanic} = 1 + (1.5 - (-1.66)) = 4.16 V$$

The value for the bias voltage V for use in equations H3.7 and H3.10 shall be chosen as follows:

- (1) for dissimilar bond wire and bond pad metals use the larger of the applied signal or power supply voltage as compared to the galvanic voltage from Table 4.5-16
- (2) for similar metals use the applied signal or power supply voltage.

### APPENDIX H-5 BOND PAD/BOND WIRE CORROSION VOLUME

The time to failure of microcircuit metallization due to corrosive attack is directly proportional to the quantity of material that must be corroded before the electrical continuity of the circuit is disrupted. As discussed in paragraph H3.1.1, Faraday's Law relates time to the volume of material consumed in an electrochemical reaction. For a metallization conductor, the minimum volume, and consequently the minimum time to failure, is obtained by assuming active corrosion occurs along a conductor length equal to its width, which leads to the simple geometry contribution shown in equation H3.6. However, for corrosion occurring at a bond pad-bond wire interface, the corrosion volume geometry is more complex.

The corrosion volume considered in this study is a function of the bond pad geometry (length, width, thickness), the bond-wire size, the bond type (ball, wedge, crescent), the bond process (ultrasonic, thermocompression), and the position of the bond pad material and the bond wire material in the galvanic electrode potential series (Table 4.5-16). As discussed in Appendix H-4, it is assumed that the anodic member of a dissimilar metal couple will be corroded. Hence, determination of the corrosion volume to be used in equation H3.10 begins with identification of the anodic member of the couple from Table 4.5-16.

MIL-STD-883, Method 2010, paragraphs 3.2.4.1 through 3.2.4.3 delineates acceptable geometry variation limits for four bond types. These data are shown in figure H-15. Typical corrosion volume geometry is shown in figures H-16 and H-17. The following observations are applicable to the relationship between the completed bond geometry and bond pad geometry:

(1) Microcircuit bond pads are typically of equal width and length, with the pad size bearing a restricted relationship to bond wire diameter that is dictated by bond process positioning tolerance limitations and MIL-STD-883 position acceptance criteria.

- (2) For a square bond pad of side S, the relationship of S to bond wire diameter D may vary between 3D  $\leq$  S  $\leq$  6D, with a predominant value of S = 4D. [38]
- (3) Review of figure H-15 indicates that acceptable geometry for formed ultrasonic and thermocompression wedge bonds are nearly identical. Also, the width of a crescent bond is nearly identical to the length of a wedge bond.
- (4) From (2) and (3), it follows that maximum acceptable wedge and crescent bond geometry is greater than the typical bond pad size.
- (5) Acceptable ball bond geometry is greater than acceptable wedge/crescent bond geometry. Hence, a larger pad size is required for ball bonds to permit reasonable bond process positioning tolerances, and the relationship S = 5D is required.
- (6) From (3) and (4), the complexity of bond pad geometry requirements can be reduced by concluding that all wedge and crescent bonds can be considered as approximately equal with respect to the effective corrosion volume associated with each type.
- (7) MIL-STD-883, Method 2023, delineates bond strength acceptance criteria for bond wire diameters from 1.8 x  $10^{-3}$  cm (0.0007 in) to 7.6 x  $10^{-2}$  cm (0.030 in). Low power digital microcircuits typically utilize bond wire diameters from 1.8 x  $10^{-3}$  cm (0.0007 in) to 3.8 x  $10^{-3}$  cm (0.0015 in).
- (8) Bond pad thickness for microcircuits typically range from 5000 angstroms to 10000 angstroms  $(5x10^{-5}cm to 1x10^{-4}cm) (2x10^{-5}in to 4x10^{-5in})$ .
- (9) From (7) and (8) the relationship between bond wire diameter D and bond pad thickness t is 13 D < t < 57 D.

From the above, it is clear that for any bond type, when the bond pad material is anodic to the bond wire material, the entire bond pad volume must be consumed before the corrosion process results in an open circuit failure. Since corrosion time is proportional to corrosion volume, a subsidiary conclusion is that a ball bond will have approximately 50% longer corrosion life than other bond types, due to the larger bond pad required, when the pad is anodic to the wire material.

Kiely^[18] has suggested that depletion of 30% of the bond pad volume be considered as corrosion failure. This is not only conservative but also realistic, considering the mechanical and thermomechanical stresses present during military equipment operation. Such stresses could cause premature failure of a corrosion weakened bond pad. Hence, when the bond pad is the anode of a dissimilar metal couple, the corrosion volume is:

$$V_c = 0.3 \text{ S}^2 t_b \tag{H.8a}$$

where  $V_c = corrosion volume, cm³$ 

S = bond pad size, cm (for a square pad)

t_h = bond pad thickness, cm

When the bond wire is anodic to the bond pad material, the corrosion volume geometry is shown in figure H-17. For a wedge or crescent bond, the minimum corrosion volume is at the heel of the bond, and can be approximated as:

$$V_c = 0.3 \text{ m } D^3/4 = 0.236D^3$$
 (H.8b)

where D = bond wire diameter, cm

For a bond bond, assuming that the formed ball height is approximately equal to the wire diameter and using the nominal formed ball diameter from figure H-15, the corrosion volume can be approximated as:

$$V_c = 0.3 \pi (4D)^2 D/4 = 3.77 D^3$$
 (H.8c)

Comparison of equations H.8b and H.8c suggests that a ball bond will have approximately 16 times longer corrosion life than other bond types, when the wire is anodic to the pad material.

#### APPENDIX I

#### OPERATIONAL AT VALUES FOR APPLICATION ENVIRONMENT CATEGORIES

The microelectronic device reliability prediction models developed in this report for die fracture, die attach fatigue, bond pad shear fatigue, bond wire flexure fatigue and bond wire axial fatigue evaluate the number of cycles to failure for each failure mechanism. Each of these mechanisms is induced by differential thermal expansion during exposure of the device to thermal cycling. The models developed can be described in generic terms as power law relationships between the mean number of cycles to failure and the local state of stress or strain in the device. In all cases, the temperature difference ( $\Delta T$ ) between the maximum and minimum temperatures of the thermal cycle is raised to a power. Hence, the choice of  $\Delta T$  for use in the model equations has a significant effect on the predicted cycle life magnitude.

The environmental temperature extremes delineated in Military Specifications for various classes of electronic equipment forms an upper boundary for  $\Delta T$ . A list of these specifications and the extreme operating temperature for each equipment type is given in Table 4.6-9. From this data it can be seen that the  $\Delta T$  upper boundary limit varies from 30°C to 179°C for different types of electronic equipment used in various application environments.

For electronic equipment used in any application environment, the temperature at the device is principally determined by factors other than the ambient temperature, e.g. power dissipated in the device, thermal resistance of the heat transfer path to the ambient, availability of supplementary cooling, etc. The heat transfer thermal resistance path includes the thermal effects of boundary layer air flow for avionic equipment, and for all equipment the path includes the thermal effects of second and third level packaging materials and structures, shelters, protective cases, vibration/shock isolators and vehicle structures. The thermal capacitance of metallic

structural elements contributes massively to attenuation and time lag of ambient temperature effects on individual microelectronic device cyclic operating temperature. Hence, it is unrealistic to assume that the specified environmental temperature extremes bear any defineable relationship to cyclic device operating temperature.

Very little published test data exists that provides a basis for determining the cyclic  $\Delta T$  at device locations in equipment. Most test programs usually monitor temperatures on equipment surfaces or at selected internal locations. Such data, if available, would provide a realistic first order estimate of  $\Delta T$  at device locations. Reference [1] reported temperatures recorded in the equipment bay of an A-7C aircraft during a 5 hour mission. Most likely the recorded temperature was the bay ambient and not the equipment surface. This data is summarized in Table I-1.

Early in 1989, the Institute for Interconnecting and Packaging of Electronic Circuits (IPC) formed a task group to establish criteria for, among other things, accelerated testing of surface mount technology solder joints. During its deliberations the task group defined 12 electronic product use categories, and for each category defined the extreme operating temperature range, the probable cyclic  $\Delta T$  experienced under normal operating conditions, and the number of cycles per year that could be expected for each  $\Delta T$ . Table I-2 summarizes the data from reference [2].

The IPC data was generated by a task group with representation from companies with experience in military avionic, military ground, commercial aviation, computer, telecommunication, industrial and consumer electronic components and equipment. The task group proposal was then circulated to the IPC member companies for concurrence. Hence the data in Table I-2 represents the most realistic evaluation of probable  $\Delta T$  magnitudes available at this time.

Adaptation of the IPC data to the reliability prediction models developed in this report requires two steps, viz:

- (1) Determination of a single equivalent  $\Delta T$  for the IPC use categories for which more than one combination of  $\Delta T/no$ . of cycles/cycle duration groupings exist.
- (2) Matching of the IPC use categories with the new MIL-HDBK-217 application environments proposed in 4.6.4 and listed in Table 4.6-10.

The materials to which the prediction models will be applied range in mechanical characteristics from nearly plastic (60-40 solder) through elastic to nearly brittle (ceramics). For near-plastic materials, the temperature cycle duration is unimportant, since plastic creep quickly reduces the level of applied thermomechanical stress. The creep-induced damage in the internal structure of the bulk material occurs during the temperature change portion of the cycle, and the cyclic accumulation of damage is the mechanism of failure. At low temperature and high strain rates the mechanism is drastically accelerated. On the other hand, the failure mechanisms for elastic and near-brittle materials involve intensification of stress fields around local flaws above the average thermomechanical stresses induced in the bulk material. Stress intensification above the yield point of elastic materials and above a critical value for near-brittle materials causes crack initiation at the flaw sites and propagation throughout the bulk material. For these material types, practical thermal cycle durations, i.e. > 3 seconds, are sufficient for activation of the mechanism. Hence the variation of cycle duration for various IPC use categories in Table I-2 need not be considered for the step (1) development noted above.

It is reasonable to assume that stress/strain magnitude (and hence  $\Delta T$ ) has a significantly greater influence on the failure mechanisms modeled in this report than does number of cycles. As an appoximation to determining an equivalent  $\Delta T$ , let a weighting function be derived as follows:

m n n m
$$\Delta T_{eq} \sum_{j=1}^{r} (N_j) = \sum_{j=1}^{r} (\Delta T_j N_j), m > 1$$

$$(I-1)$$

where m = arbitrary constant  $N_i = \text{number of cycles for the ith } \Delta T/N \text{ pair}$   $\Delta T_i = \Delta T \text{ for ith } \Delta T/N \text{ pair}$   $\Delta T = \text{equivalent } \Delta T$ 

The data given in Table I-3 is derived from Table I-2 using equation I-1 with m=3 to determine an equivalent  $\Delta T$  and the data in Table I-4 is derived from Tables I-2 and I-3 with the following considerations in matching the IPC use categories to the proposed MIL-HDBK-217 application elements:

- (1) A_I: This environment is for aircrew inhabited compartments of air vehicles in which temperature and pressure is controlled. Comparable IPC use categories are commercial aircraft and military aircraft—I. For conservatism the higher value is recommended.
- (2) A_U: This environment is for uninhabited air vehicles or compartments of air vehicles with uncontrolled temperature and pressure. Comparable IPC use categories are military aircraft-II and military aircraft-III. For conservatism the higher value is recommended.
- (3) C_L: This environment is for the severe inertial conditions associated with electronically actuated cannon launched projectiles. The duration of this environment is extremely short and will have negligible effect on the failure mechanisms modeled in this report, assuming that the components chosen have been qualified for the inertial conditions. The storage environment prior to launch will have the greatest influence on the modeled failure mechanisms. The existing instructions in MIL-HDBK-217E, paragraph 5.1.1.3 for segmented reliability analysis when multiple application environments are applicable. See Note 2 of table I-4 and the discussion under (7) following for the M_F application environment.
- (4)  $G_{\rm R}$ : This environment is for instruments, computers and test, business,

medical and laboratory electronic equipment housed in temperature controlled buildings or shelters. Comparable IPC use categories are computers and telecommunication. The recommended value of  $\Delta T$  lies between the IPC values and is chosen for similarity to the  $A_{\overline{I}}$  application environment.

- (5)  $G_F$ : This environment is for equipment housed in buildings or shelters without temperature control. Comparable IPC use category is military (ground/ship).
- (6) G_M: This environment is for equipment mounted on powered or unpowered vehicles or for manually transported portable equipment. Comparable IPC use categories are military (ground/ship) for equipment mounted in compartments without temperature control and transportation (passenger compartment for temperature controlled vehicles or trailers.
- $(7) M_{e}:$ This environment is for missile powered or unpowered flight and the severe inertial conditions associated with missile launch, space vehicle boost and re-entry, rocket powered flight and parachute landing. There are no comparable IPC use categories. The contribution of this environment to the package (non-electrical) failure mechanism is negligible because the environment is of short duration e.g. missile launch, missile flight, manned space vehicled boost to orbit and re-entry, etc. For this reason, the storage environment prior to launch or flight has the dominant influence on the package related failure mechanisms. The principal source of thermally related stress during storage is the diurnal temperature cycle. Table I-5 summarizes the diurnal cycle temperature range data given in reference [3], which suggests that  $\Delta T=20$ °C is a conservative choice for use in the failure mechanism model equations to represent storage under uncontrolled temperature conditions. Ambient climatic temperature changes have a neglibible effect on

temperature cycle range experienced by equipment stored under temperature controlled conditions. The temperature control system sensitivity of approximately  $\pm 3^{\circ}$ C is the major contributor to controlled storage temperature cycle variation. For equipment constantly stored under controlled conditions it may be concluded that package related failure mechanisms can be considered as inactive. Assessment of combined controlled and uncontrolled conditions can use  $\Delta T = 5^{\circ}$ C for the controlled segments. See MIL-HDBK-217E, paragraph 5.1.1.3 for segmented multiple application environment reliability analysis instructions.

- (8)  $N_{\rm I}$ : This environment is for equipment sheltered from weather exposure and accessible by naval vehicle or shore crew members. In some instances the sheltered volume may be temperature controlled e.g. submarine installations, surface vessel combat information center, etc. When actual installation conditions are known, the reliability analyst may utilze such data in lieu of the table I-4 value. Comparable IPC use category is military (ground/ship). The recommended value of  $\Delta T$  is chosen to reflect the modifying effect of  $N_{\rm I}$  usage as compared to  $N_{\rm U}$  usage.
- (9)  $N_U$ : This environment is for unsheltered ship and shore equipment exposed to weather conditions. Comparable IPC use category is military (ground/ship.). The recommended value of  $\Delta T$  is chosen at the conservative higher level.
- (10)  $N_{\rm UL}$ : This environment is for undersea missile launch and torpedo mission equipment. The short duration of this environment will have negligible effect on package related (non-electrical) failure mechanisms. The pre-launch and pre-mission storage conditions determine the thermal stresses driving these mechanisms. There is no comparable IPC use category for this environment. From the discussion under (7) for the  $M_{\rm F}$  application environment,

uncontrolled storage temperature conditions should use  $\Delta T = 20^{\circ}$ C and the effect of controlled storage conditions on component reliability can be ignored or a value of  $\Delta T = 5^{\circ}$ C may be used.

(11)  $N_{UU}$ : This environment is for equipment immersed in sea water. There is no comparable IPC use category. The ambient temperature is relatively benign and constant. The recommended value of  $\Delta T$  is chosed for compatibility with  $N_{U}$  conditions, taking into account the ambient temperature stability of the  $N_{UU}$  environment and the excellent heat transfer to the ambient.

(12) $S_F$ : This environment is for equipment in earth orbiting space vehicles. The comparable IPC use category is space.

TABLE I-1
THERMAL CYCLE DATA FROM REFERENCE [1]

Cyc Temper Min	le rature Max	Cycle Duration Minutes	Number Cycles	°C
17	60	64	3	43
	58	6	6	20

 $\frac{\text{Table I-2}}{\text{Thermal Cycle Data from Reference [2]}}$ 

IPC	OPER/	ATING	CYCLIC	NUMBER	CYCLE
USE CATEGORY	TEMP. RA	ANGE, °C	ΔΤ	CYCLES/	DURATION
	MIN.	MÁX	°C	YEAR	HOURS
CONSUMER	0	60	35	365	12
COMPUTERS	15	60	20	1460	2
TELECOMMUNICATIONS	_40_	85	35	365	12
COMML. AIRCRAFT	-55_	95_	20	3000	2
INDUSTRIAL	-55	65	20	185	12
}			40	100	12
			60	60	12
			80	20	12
TRANSPORTATION	Same as Industrial				
(Passenger Compt)					
TRANSPORTATION	-55	125	60	1000	1
(Engine Compt)			100	300	1
			140	40	2
MILITARY	-55	95	40	100	12
(Ground/Ship)			_60	265_	12
MILITARY	-55	95	20	1000	1
(Aircraft - I)			40	500	2
MILITARY	-55	95	20	1000	1
(Aircraft - II)			60	500	2
MILITARY	-55	95	20	1000	Ī
(Aircraft - III)			80	500	2
SPACE	-40_	85	35	3650	2 .

Table I-3
Equivalent  $\Delta T$ 

IPC USE CATEGORY	ΔTeq °C
CONSUMER	35
COMPUTERS	20
TELECOMMUNICATION	35
COMMERCIAL AIRCRAFT	20
INDUSTRIAL/TRANSPORTATION	
(PASSENGER_COMPARTMENT)	44
TRANSPORTATION (ENGINE COMPARTMENT)	78
MILITARY (GROUND/SHIP)	56
MILITARY (AIRCRAFT - I)	30
MILITARY (AIRCRAFT - II)	43
MILITARY (AIRCRAFT - III)	56
SPACE	35

 $\frac{\text{Table I-4}}{\text{Recommended Value for Component Operating } \Delta T \text{ (see note 1)}$ 

MIL-HDBK-217 APPLICATION ENVIRON	ΔT °C	
PRESENT	PROPOSED	-
AIA, AIB, AIC, AIF, AIT, ARW	AI	30
AUA, AUB, AUC, AUF, AUT	AU	55
C _L	СГ	Note 2
GB, GMS	G _B	30
G _F	$^{G}_{F}$	55
G _M , M _P	G _M	Note 3
M _{FA} , M _{FF} , M _L	М _F	Note 2
N _H , N _S , N _{SB}	N _I	50
N	UNU	55
U _{S1}	N _{UL}	Note 2
NUU	N _{UU}	35
S _F	S _F	35

- Note 1. Table I-4  $\Delta T$  values are for use when thermal analysis or test data are not available.
- Note 2. Application environments referring to this note are of short duration and have negligible effects on the package (non-electrical) related failure mechanisms, for which the pre-launch storage conditions will have the dominant effect. Use  $\Delta T = 5^{\circ}C$  for storage under controlled temperature conditions and  $\Delta T \approx 20^{\circ}C$  for uncontrolled storage conditions.
- Note 3. Use  $G_{\mbox{\footnotesize{B}}}$  application environment for equipment mounted in temperature controlled compartments and  $G_{\mbox{\footnotesize{F}}}$  for uncontrolled compartments.

<u>Table I-5</u>

Diurnal Cycle Temperature Range

REGIONAL SURFACE			DIURNAL
CLIMAT	CLIMATIC TYPE		
	Hot		ΔT, °C
	Cold		11
Basic	Constant High	Humidity	0
	Variable High Humidity		9
	Cold-Wet	10	
Hot	Dry		17
l	Humid		10
Cold			9
Severe Cold			0
World Wide Long Term 10 yr.			20
High Temperature 20 yr.			21
Extremes 30 yr.			22

#### REFERENCES

- [1] E. Edwards, J. Steinkirchner, S. Flint, "Avionic Environmental Factors for MIL-HDBK-217", Rome Air Development Center, U.S. Air Force, RADC-TR-81-374, Figure 3-5.
- [2] "Minutes of the Surface Mount Solder Joint Reliability Task Group Meeting" dated 31 July/1 August 1989; Institute for Interconnecting and Packaging Electronic Circuits (IPC).
- [3] "Climatic Information to Determine Design and Test Requirements for Military Systems and Equipment", MIL-STD-210C, 9 January 1987.

#### **MISSION**

of

### Rome Air Development Center

RADC plans and executes research, development, test and selected acquisition programs in support of Command, Control, Communications and Intelligence (C³I) activities. Technical and engineering support within areas of competence is provided to ESD Program Offices (POs) and other ESD elements to perform effective acquisition of C³I systems. The areas of technical competence include communications, command and control, battle management information processing, surveillance sensors, intelligence data collection and handling, solid state sciences, electromagnetics, and propagation, and electronic reliability/maintainability and compatibility.

E SO COSTO DE SO COSTO DE SOCIO DE SOCI