AEROSPACE REPORT NO. TOR-2006(8583)-5236

Technical Requirements for Electronic Parts, Materials, and Processes Used in Space and Launch Vehicles

13 November 2006

Prepared by

S. R. ROBERTSON, L. I. HARZSTARK, J. P. SIPLON, D. M. PETERS, P. H. HESSE, M. J. ENGLER, R. J. FERRO, W. A. MARTIN, G. G. CUEVAS, and M. H. COHEN Parts, Materials, and Processes Department Electronics Engineering Subdivision

and

G. J. EWELL Space Electronics Vulnerability Office Electronics Engineering Subdivision

Prepared for

SPACE AND MISSILE SYSTEMS CENTER AIR FORCE SPACE COMMAND 483 N. Aviation Blvd. El Segundo, CA 90245-2808

Contract No. FA8802-04-C-0001

Systems Planning and Engineering Group

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED.



Downloaded from http://www.everyspec.com

AEROSPACE REPORT NO. TOR-2006(8583)-5236

TECHNICAL REQUIREMENTS FOR ELECTRONIC PARTS, MATERIALS, AND PROCESSES USED IN SPACE AND LAUNCH VEHICLES

13 November 2006

Prepared by

S. R. ROBERTSON, L. I. HARZSTARK, J. P. SIPLON, D. M. PETERS, P. H. HESSE, M. J. ENGLER, R. J. FERRO, W. A. MARTIN, G. G. CUEVAS, and M. H. COHEN Parts, Materials, and Processes Department Electronics Engineering Subdivision

and

G. J. EWELL Space Electronics Vulnerability Office Electronics Engineering Subdivision

Prepared for

SPACE AND MISSILE SYSTEMS CENTER AIR FORCE SPACE COMMAND 483 N. Aviation Blvd. El Segundo, CA 90245-2808

Contract No. FA8802-04-C-0001

Systems Planning and Engineering Group

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED.

Downloaded from http://www.everyspec.com

AEROSPACE REPORT NO. TOR-2006(8583)-5236

TECHNICAL REQUIREMENTS FOR ELECTRONIC PARTS, MATERIALS, AND PROCESSES USED IN SPACE AND LAUNCH VEHICLES

Prepared by:

L. I. HARZSTAWK, Astociate Director Parts, Materials, and Processes Department Electronics Engineering Subdivision

S. R. ROBERTSON, Director Parts, Materials, and Processes Department Electronics Engineering Subdivision

Approved by:

P. B. ORANT, Principal Director Electronics Engineering Subdivision Electronics and Sensors Division

wie D. L

V. I. LANG, Assistant General Manager Corporate Chief Architect/Engineer Division

Downloaded from http://www.everyspec.com

ACKNOWLEDGEMENTS: contributors to the generation of this document include the following individuals from industry and The Aerospace Corporation:

| The Aerospace Corporation | Emanuel Bucur Mel Cohen George Cuevas Mike Engler | bd Systems, Inc. | John Gartin Dave Lillie Wynn Rowell |
|---------------------------|--|------------------------------|--|
| | Gary Ewell Robert Ferro Larry Harzstark Paul Hesse Wayne Martin | General Dynamics | Cliff Cavin Andy Dobbs Ron Nordhues Mark Porter |
| | David Meshel David Peters | Honeywell | George Davis |
| | Steve Robertson Ken Russell Mark Simpson | Lockheed Martin Corporation | Ted Apple Don Purkey |
| The Boeing Corporation | Jocelyn Siplon Mary Belton Bart Bogy Hal Chase Mike Cozzolino Ed Cuneo | Northrop Grumman Corporation | Richard Burrows Dave Chang Henry Diener Rowland Everling Elka Grzanka James Grant Michael Harmeyer Dbillio Harmeyer |
| | Ralph Davies Frank DeGerome Rod Deleon Dennis Denno Scott Dobson Robert Evans Bill Floyd Deric Fitzgerald Elvis Galima Dennis Gunderson Bill Haithcock Eric Harenburg | | Phillip Hayes Andrew Kostic Santo Lavorata Tom Lesniewski Mark Mathias Ron McConaughy Bart Pawliszewski John Ranaudo Chris Reinking Adam Smith Alex Adelchanow |
| | Brian Ivanoff Mike Jawitz Balvant Kapadia Harry Mashoudy Steve Maters Mike Matsumoto Carmine Mitri Cesar Mizrahi Shane Reaney Adam Sens Gary Troeger Naser Zargar | Raytheon Company | Franky Cheng Roger Fresch Alan Goodman Robert Hedges George Jones Richard Kimura Vipin Kumar Robert McInturff David Mueller Jami Olson Tomas Smid |

Downloaded from http://www.everyspec.com

| 1 Scope | 1 |
|--|----|
| 1.1. Purpose | 1 |
| 1.2. Baseline Performance. | 1 |
| 1.3. Quality | 1 |
| 1.4. Order of precedence. | 1 |
| 1.5. Application Of The Document | 1 |
| 1.6. PMP Management | 1 |
| 2 Referenced Documents | 2 |
| 2.1. Referenced Documents | 2 |
| 2.1.1 Government Documents. | 2 |
| 2.1.2 Non-government Documents | 8 |
| 2.1.3 Order Of Precedence | 11 |
| 3 Definitions | 13 |
| 4 General Requirements | 17 |
| 4.1. Application Requirements | 17 |
| 4.1.1 Electrical Derating | 17 |
| 4.1.2 Mechanical Derating. | |
| 4.1.3 End-of-Life. | |
| 4.1.4 Aging Sensitivity. | |
| 4.1.5 Sealed Packages | |
| 4.1.6 Registered PMP | 19 |
| 4.1.7 Handling. | |
| 4.1.8 Marking | |
| 4.1.9 Outgassing Requirements. | 19 |
| 4.1.10 Alternate QCI Test/Sampling Plan | 19 |
| 4.2. Part Requirements. | 19 |
| 4.2.1 New Technology Insertion Requirements. | |

| 4.2.2 Suppliers of Class S/V/K/JANS/T-Level Passives. | 20 |
|--|----|
| 4.2.3 Parts and Materials Transfer | 20 |
| 4.3. Part Design and Construction | 20 |
| 4.3.1 Design | 20 |
| 4.3.2 Material Hazards | 20 |
| 4.3.3 Surface Finishes and Solder Attachments | 20 |
| 4.3.4 Processes and Controls | 21 |
| 4.3.5 Rework During Manufacture of Electronic Parts. | 21 |
| 4.4. Part Quality Assurance Provisions. | 21 |
| 4.4.1 In-Process Controls. | 21 |
| 4.4.2 Screening (100 Percent) | 21 |
| 4.4.3 Lot Conformance Tests (or Quality Conformance Inspection). | 21 |
| 4.4.4 Destructive Physical Analysis (DPA). | 21 |
| 4.4.5 Qualification Tests. | 22 |
| 4.5. Material Quality Assurance Provisions. | 22 |
| 4.5.1 In-Process Controls. | 22 |
| 4.5.2 Screening (100 Percent) | 22 |
| 4.5.3 Lot Conformance Tests (or Quality Conformance Inspection): Sampling or Periodic. | 22 |
| 4.5.4 Qualification Tests. | 22 |
| 4.6. Packaging. | 22 |
| 4.7. Electrostatic-Sensitive Items. | 22 |
| 4.8. Data and Record Retention. | 22 |
| 5 Detailed Requirements | 23 |
| | |

| Section 100 Boards, Printed Wiring | 25 |
|---|----|
| Section 110 Flex and Rigid-Flex Printed Wiring Boards | 30 |
| Section 120 RF (Microwave) Boards, Printed Wiring | 35 |

| Section 200 Capacitors, General | 40 |
|--|-----|
| Section 210 Ceramic Capacitors (MIL-PRF-123) | 42 |
| Section 215 Ceramic Capacitors, High Voltage (HVR) (MIL-PRF-49467) | 44 |
| Section 216 Stacked Ceramic Capacitors (SM) (MIL-PRF-49470, T-Level) | 47 |
| Section 217 Ceramic Capacitor Arrays for Filter Connectors | 49 |
| Section 230 Metallized Film Capacitors (CRH) (MIL-PRF-83421) | 52 |
| Section 232 Metallized Film Capacitors (CHS) (MIL-PRF-87217) | 55 |
| Section 240 Glass Dielectric Capacitors (CYR) (MIL-PRF-23269) | 57 |
| Section 250 Fixed Mica Capacitors (CMS) (MIL-PRF-87164) | 59 |
| Section 255 Fixed, High-Voltage, Reconstituted Mica Capacitors | 61 |
| Section 260 Fixed Tantalum Foil Capacitors (CLR 25, 27, 35, and 37) (MIL-PRF-39006) | 64 |
| Section 270 Solid Tantalum Capacitors (CSS) (MIL-PRF-39003/10) | 67 |
| Section 275 Solid Tantalum Chip Capacitors (CWR) (MIL-PRF-55365) | 69 |
| Section 280 Fixed Tantalum-Tantalum Capacitor, Sintered Wet Slug, Tantalum Case (CLR79, CLR81, CLR90 & CLR91) (MIL-PRF-39006/22, /25, /30 & /31) | |
| Section 300 Connectors | 76 |
| Section 310 Connectors, Filtered | 83 |
| Section 400 Quartz bulk acoustical wave components (Quartz Crystals & Quartz Hybrid Crystal Oscillators) | 86 |
| Section 500 Diodes | 98 |
| Section 600 EMI and RFI Filters (FS) (MIL-PRF-28861, Class S) | 99 |
| Section 700 Fuses | 102 |
| Section 800 Magnetic Devices (MIL-STD-981) | 109 |
| Section 900 Microcircuits | 112 |
| Section 910 Integrated Circuits | 125 |
| Section 920 Programmable Microelectronic Devices | 126 |
| Section 960 Hybrids (MIL-PRF-38534, Class K) | 127 |
| Section 1000 Relays (Current Ratings of 25 Amperes or Less) | 136 |
| Section 1100 Resistors | 142 |

| Section 1110 Fixed Composition, Insulated, Carbon Composition (RCR) (MIL-R-39008) | 145 |
|---|-----|
| Section 1120 Fixed Film Resistors (RLR) (MIL-PRF-39017) | 147 |
| Section 1125 Fixed Film Resistor Chips (RM) (MIL-PRF-55342, T-Level and MIL-PRF-32159, T-Level) | 150 |
| Section 1130 Fixed Metal Film Resistors (RNC/RNR) (MIL-PRF-55182, T-level) | 152 |
| Section 1140 Variable, Nonwire-Wound Resistors (RJR) (MIL-PRF-39035) | 154 |
| Section 1150 Variable, Wire-Wound Resistors (RTR) (MIL-PRF-39015) | 157 |
| Section 1160 Wire-Wound, Accurate, Resistors (RBR) (MIL-PRF-39005) | 161 |
| Section 1170 Wire-Wound, Power-Type Resistors (RWR) (MIL-PRF-39007) | 165 |
| Section 1180 Wire-Wound, Chassis-Mounted Resistors (RER) (MIL-PRF-39009) | 171 |
| Section 1190 Fixed Film Resistor Network (Rz) (MIL-PRF-83401) | 173 |
| Section 1195 Thermistors (RTH) (MIL-PRF-23648 and MIL-PRF-32192) | 179 |
| Section 1200 Switches | 183 |
| Section 1210 Sensitive And Push (Snap Action) Switches (MIL-PRF-8805) | 186 |
| Section 1220 Thermal Switches (MIL-PRF-24236) | 188 |
| Section 1230 Pressure Switches (MIL-DTL-9395) | 194 |
| Section 1300 Active RF and Microwave Devices | 197 |
| Section 1350 Surface Acoustical Wave Devices | 220 |
| Section 1360 Coaxial ceramic resonators | 226 |
| Section 1400 Semiconductors | 233 |
| Section 1500 Wire and Cable | 239 |
| Section 1600 Photonics | 242 |
| Section 1700 Mechanical Piece Parts | 257 |
| Section 2000 Materials Requirements | 259 |
| Section 2100 Metals | 260 |
| Section 2110 Aluminum and Aluminum Alloys | 262 |
| Section 2120 Beryllium | 263 |
| Section 2130 Magnesium | 264 |

| | Tabl | le of | Contents |
|--|------|-------|----------|
|--|------|-------|----------|

| Section 2140 Mercury | |
|--|-----|
| Section 2150 Steels | |
| Section 2160 Titanium | |
| Section 2170 Other Metals | 270 |
| Section 2200 Nonmetals | 271 |
| Section 2210 Elastomers | |
| Section 2220 Foamed Plastics | 273 |
| Section 2230 Lubricants | 274 |
| Section 2240 Adhesives, Sealants, Coatings, & Encapsulants | 275 |
| Section 2250 Composites | |
| Section 2260 Glasses and Ceramics | |
| Section 2300 Sandwich Assemblies | |
| Section 3000 Processes | 279 |
| Section 3100 Adhesive Bonding | |
| Section 3200 Welding | |
| Section 3300 Brazing | |
| Section 3400 Fastener Installation | |
| Section 3500 Printed Circuit Assembly | |

Appendices

| Appendix A Radiation Hardness Assurance Requirements | |
|--|-----|
| A.1. Scope | |
| A.2. Referenced Documents | |
| A.3. Environments | |
| A.3.1 Radiation Environments. | |
| A.3.2 Radiation Design Margin (R_{DM}). | |
| A.4. Design Requirements And Characterization | |
| A.4.1 Neutron/Proton Induced Displacement Damage (DD) and Total Ionizing Dose (TID) Damage | |
| A.4.2 Part Selection Criteria. | |
| A.4.2.1 Characterization Test. | |
| A.4.2.2 Derivation of Radiation Degradation Limits for TID and/or Neutron | |
| A.4.2.2.1 Standard Normal Distribution | |
| A.4.2.2.2 Log Normal Distribution. | |
| A.4.2.2.3 Combining Neutron and TID Damage | |
| A.4.2.2.4 Applicability and Exceptions. | |
| A.4.3 Single Event Effects (SEE) and Prompt Dose. | |
| A.4.3.1 SEE Characterization Test. | |
| A.4.3.2 Prompt Dose Upset and Survival Characterization Test | |
| A.5. Production Acceptance Test | |
| A.5.1 Radiation Wafer Lot Acceptance Testing (RWLAT). | |
| A.5.2 Conditions for exemption from RWLAT. | |
| A.5.3 Non-QML/RHA hybrids | |
| A.5.4 PMP Hardness Assurance Program Plan. | 291 |
| A.5.5 Test Documentation. | 291 |
| A.6. Materials Selection | |
| Appendix B Rescreening/Quality Conformance Inspection Requirements | |
| B.1. Scope | |

Appendices

| B.2. Application. | 292 |
|--|-----|
| B.3. Class B/QML Q Microciruit Upscreening/Lot Acceptance Testing. | 292 |
| B.4. Class H Hybrid Upscreening/Lot Acceptance Testing | 292 |
| B.5. JANTXV Transistor And Diode Upscreening/Lot Acceptance Testing. | 292 |
| Appendix C Alternate QCI Test/Sampling Plan | |
| C.1. Scope. | 303 |
| C.2. Application. | |
| C.2.1 Supplier | |
| C.2.2 Product | |
| C.2.3 Microcircuits per MIL-PRF-38535 | |
| C.2.3.1 Reduced Group B Sample Size | 303 |
| C.2.3.2 Reduced Group D Sample Size. | |
| C.2.4 Diodes and Transistors per MIL-PRF-19500 | 303 |
| C.2.4.1 Reduced Group B Sample Size | 303 |
| C.2.4.2 Reduced Group C Sample Size. | 304 |
| Appendix D Notes | |
| D.1. Intended Use. | |
| D.2. Tailoring | |
| D.2.1 Tailored Application | |
| D.2.2 Tailoring To Contract Phase | |
| D.2.3 Tailoring Part Specifications | |
| D.3. Data Items | |
| Appendix E EEEE Parts Risk Assessment Matrix for Space Flight Applications | 310 |

| | ur | |
|--|----|----|
| | | 65 |
| | | |
| | | |

| FIGURE 4-1. Typical Electrical Stress vs Temperature Derating Scheme | 17 |
|--|-----|
| FIGURE 100-1 Deliverable Coupon Placement | 29 |
| FIGURE 240-1. Voltage Derating for Glass Capacitors | 57 |
| FIGURE 250-1. Voltage Derating for Mica Capacitors | 59 |
| FIGURE 260-1. Voltage Derating for Tantalum-Foil Capacitors | 64 |
| FIGURE 270-1 Voltage Derating for Solid Tantalum Capacitors | 67 |
| FIGURE 280-1. Voltage Derating for Tantalum-Tantalum (Sintered Wet Slug) Capacitor | 72 |
| FIGURE 280-2. ESR versus AC Frequency | 73 |
| FIGURE 400-1 Typical Mounting Structures | 88 |
| FIGURE 400-2 Typical Cantilever Mount | 89 |
| FIGURE 400-3 Activity Dips vs Temperature | 94 |
| FIGURE 1110-1. Power Derating for Carbon Composition Resistors | 145 |
| FIGURE 1120-1. Power Derating for Film Resistors | 147 |
| FIGURE 1130-1. Power Derating for Metal Film Resistors | 152 |
| FIGURE 1140-1. Power Derating for variable, Non-wirewound Resistors. | 154 |
| FIGURE 1150-1. Power Derating Requirements for Variable, Wire-wound Resistors | 157 |
| FIGURE 1160-1. High Temperature Derating Curves for Accurate Wire-wound Resistors | 161 |
| FIGURE 1170-1. Power Derating Requirements for Wire-wound (Power-type) Resistors | 165 |
| FIGURE 1170-2. Typical Maximum Pulse Power versus Time for RWR 81 (1-watt) Resistors | 166 |
| FIGURE 1170-3. Typical Maximum Pulse Power versus Time for RWR 89 (3-watt) Resistors | 167 |
| FIGURE 1170-4. Typical Maximum Pulse Power versus Time for RWR 84 (7-watt) Resistors | 168 |
| FIGURE 1195-1 Derating Curve for Negative Coefficient Thermistors | 179 |
| FIGURE 1200-1. Switch Current Rating versus Temperature for a Typical Switch (not applicable for Thermostype). | |
| FIGURE 1300-1 LIFTIME (BATHTUB) CURVE | 207 |
| FIGURE 1350-1. Wafer Requirements | 222 |
| FIGURE 1600-1. Reliability assurance program elements | 244 |

| Table 200-1. Capacitor Styles Included in Section 200 | 40 |
|---|-----|
| Table 215-1 Modifications to Group A of MIL-PRF-49467 | 45 |
| Table 215-2 Additions and Modifications to Group B of MIL-PRF-49467 | 46 |
| Table 217-I - Group A Requirements | 50 |
| Table 217-II - Group B Requirements | 51 |
| Table 230-1. 100 Percent Screening Requirements | 54 |
| Table 255-I - Group A Requirements | 62 |
| Table 255-Ia - Burn-in Test Voltage | 63 |
| Table 255-II - Group B Requirements | 63 |
| Table 260-1. Additions and Modifications to Group A for Tantalum Foil Capacitors | 66 |
| Table 260-2 Group B Tests for Tantalum Foil Capacitors | 66 |
| Table 275-1. Surge Voltage Ratings | 69 |
| Table 280-1. Group A for Wet Tantalum Slug Capacitors | 74 |
| Table 280-2. Group B Tests of MIL-PRF-39006 | 75 |
| Table 310-I - Group A Requirements for EMI Filter Connectors with Ceramic Arrays | 85 |
| Table 400-1 "As Grown" Quartz Bars Nondestructive Screening | 90 |
| Table 400-2 "As Grown" Quartz Bars Destructive Screening | 90 |
| Table 400-3 Inspection For Packaged Quartz Bulk Acoustical Wave Components | 92 |
| Table 700-1 Fuse Derating in Vacuum at +25°C | 103 |
| Table 700-2. 100 Percent Screening Requirements for Hollow Body, Wire Element Fuses | 106 |
| Table 700-3 Chip Fuse Group B Testing | 107 |
| Table 800-1. Additions to Group B Lot Conformance | 111 |
| Table 900-1 Digital Microcircuits Derating | 113 |
| Table 900-2 Linear Microcircuits Derating | 114 |
| Table 900-3 Linear Voltage Regulator Microcircuit Derating | 114 |
| Table 900-4 Electron-Migration Failure Mechanism | 118 |
| Table 900-5 Corrosion Failure Mechanism | 119 |

| Table 900-6 Time-Dependence Dielectric Breakdown (TDDB) Failure Mechanism | 120 |
|--|-----|
| Table 960-1. Microcircuit die evaluation requirements | 130 |
| Table 960-2. Semiconductor die evaluation requirements. | 132 |
| Table 960-3. MIL-PRF-38534 Element Evaluation Requirements for Passive Parts | 134 |
| Table 1000-1 Contact Current Derating | 137 |
| Table 1000-2. 100 Percent Screening Requirements | 141 |
| Table 1100-1 Resistor Types | 142 |
| Table 1120-2. Group A Tests for RLR Style Fixed Film Resistors | 149 |
| Table 1140-1. Additions and Modifications to Group A Tests for Variable, Non-wirewound Resistors | 156 |
| Table 1150-1. MIL-STD-199 Rated Voltages | 158 |
| Table 1150-2. Group A Tests for Variable, Wire-wound Resistors | 160 |
| Table 1160-1 Resistance Tolerance and Required Derating | 163 |
| Table 1160-2 Group A Tests for Fixed, Wire-wound, Accurate Resistors | 164 |
| Table 1170-1. Group A Tests for Wire-wound (Power Type) Resistors | 170 |
| Table 1180-1. Group A Tests for Wire-wound, Power-type, Chassis-mounted Resistors | 172 |
| Table 1190-1. Manufacturer's Element Power, Network Power, and Voltage Ratings | 174 |
| Table 1190-2 100% Group A Tests for Fixed-film Resistor Networks | 178 |
| Table 1195-2. Additions to Group B Tests for Thermistors | 182 |
| Table 1200-1 Switch Types | 183 |
| Table 1210-1. 100 Percent Screening Requirements | 187 |
| Table 1220-1. 100 Percent Screening Requirements for Thermal Switches | 190 |
| Table 1230-1. 100 Percent Screening Requirements for Pressure Switches | 195 |
| Table 1230-2. Lot Conformance Tests for Pressure Switches | 196 |
| Table 1300-1. DERATING FACTORS FOR TRANSISTORS | 198 |
| Table 1300-2. DERATING FACTORS FOR MMICS | 200 |
| Table 1300-3I. DERATING FACTORS FOR IMPATTS | 201 |
| Table 1300-3G. DERATING FACTORS FOR GUNNs | 201 |

| Table 1300-4 – Quality Assurance | 202 |
|--|-----|
| Table 1300-5. WAFER FABRICATION | 204 |
| Table 1300-6. ASSEMBLY | 205 |
| Table 1300-7. SCREENING | 206 |
| Table 1300-8. QUALITY CONFORMANCE INSPECTION | 208 |
| Table 1300-9. FAILURE MECHANISMS FOR ACTIVE RF DEVICES | 209 |
| Table 1300-10. RECOMMENDED ELECTRICAL PARAMETERS | 211 |
| Table 1300-11. RELIABILITY SUSPECT PARTS | 215 |
| Table 1300-12. Electrical Test Criteria for Radio Frequency and Microwave Transistors | 218 |
| Table 1400-1. Derating Factors for Transistors | 234 |
| Table 1400-2. Derating Guidelines for Diodes | 235 |
| Table 1600-1 General Derating Criteria | 243 |
| Table 1600-2 Screening Plan for Packaged Devices | 247 |
| Table 1600-3A. Conformance inspection (CI) and periodic inspection (PI) for packaged laser devices | 249 |
| Table 1600-3B. Conformance inspection (CI) and periodic inspection (PI) FOR PACKAGED LASER DEVICES | 250 |
| Table 1600-3C Special Requirements for fiber pigtailed and connectorized PACKAGED devices | 251 |
| Table 1600-4A. Typical Electro/Optical Characterization Tests for Laser Diodes. ** | 253 |
| Table 1600-4B. Typical Electro/Optical Characterization Tests for Laser Modules. * | 254 |
| Table 1600-4C. Typical Electro/Optical Characterization Tests for LEDs. ** | 255 |
| Table 1600-4D. Typical Electro/Optical Characterization Tests for Photodiodes. ** | 255 |
| Table 1600-5 MTBF Calculation Example | 256 |
| Table A-1.RWLAT Methods | 290 |
| Table B-1a. MIL-PRF-38535 Class B/QML Q Microcircuit Upscreening (Test 100%), Test Methods of MIL-STD-8 | |
| Table B-1b. MIL-PRF-38535 Class B/QML Q Microcircuit Lot Acceptance Testing, (Sample as Specified), Test Methods of MIL-STD-883 | 294 |
| Table B-1c. MIL-PRF-38535 Class B/QML Q Microcircuit Destructive Physical Analysis (DPA) | 295 |
| Table B-2a. MIL-PRF-38534 Class H Hybrid Upscreening (Test 100%), Test Methods of MIL-STD-883 | 296 |

| Table B-2b. MIL-PRF-38534 Class H Hybrid Lot Acceptance Testing, (Sample as Specified), Test Methods of MIL STD-883 | |
|--|-----|
| Table B-2c. MIL-PRF-38534 Class H Hybrid Destructive Physical Analysis (DPA) | 298 |
| Table B-3a. MIL-PRF-19500 JANTXV Transistor and Diode Upscreening (Test 100%), Test Methods of MIL-STD | |
| Table B-3b MIL-PRF-19500 JANTXV Transistor and Diode Lot Acceptance Testing, (Sample as Specified), Test Methods of MIL-STD-750 | |
| Table B-3c. MIL-PRF-19500 JANTXV Transistor and Diode Destructive Physical Analysis (DPA) | 302 |
| Table C-1 Reduced Group B Sample Size | 304 |
| Table C-2. Reduced Group D Sample Size 1/ | 306 |

FOREWORD

The requirements of this document were developed for long mission life and/or high reliability space and launch vehicle equipment for successful operations of space hardware. Attention to every detail is required at every level of assembly throughout development, manufacture, qualification, and testing, starting with the parts, materials, and processes used.

This document supersedes Aerospace Technical Operating Report TOR-2004(3909)-3316, titled Technical Requirements for Electronics Parts, Materials, and Processes Used in Space and Launch Vehicles, and shall be used for all future procurements of space, launch, and experimental programs.

The objective of this document is to specify the technical baseline in the selection, application, procurement, control and standardization of parts (electrical and mechanical), materials, and processes for space and launch vehicles. This TOR is intended to be used in conjunction with TOR-2006(8583)-5235 (Parts, Materials, and Processes Control Program for Space and Launch Vehicles) in order to achieve a high reliability space program.

Every effort was made to utilize standard document format, but this document retains the separately called out technical sections (starting with Section 100) to focus the user industry on the unique space quality items that are paramount for mission success in each technical section.

The Referenced Documents Section includes active, inactive, or canceled specifications and standards. When no superseding document is called out, or the superseding document is believed not to include the necessary requirements, then the inactive or canceled specification is listed with the last known revision letter and annotated as either inactive or canceled.

Downloaded from http://www.everyspec.com

1 SCOPE

1.1. PURPOSE. This document establishes the minimum technical requirements for electronic parts, materials, and processes (electronic PMP) used in the design, development, and fabrication of space and launch vehicles. Application information, design and construction information, and quality assurance provisions are provided herein. All electronic PMP selected for use in space and launch vehicles shall meet the requirements specified herein, unless otherwise approved by the program. Either the contractor or its subcontractors may accomplish these requirements. However, the prime contractor has the responsibility for ensuring all requirements are met.

1.2. BASELINE PERFORMANCE. This document establishes the baseline performance requirements for electronic PMP and the quality and reliability assurance requirements, which must be met for their acquisition. Detailed requirements, specific characteristics of electronic PMP, and other provisions which are sensitive to the particular intended use will be specified within the device specification.

1.3. QUALITY.Quality assurance requirements outlined herein are for all electronic PMP built or performed on a manufacturing line that is controlled through a manufacturer's Quality Management (QM). Several levels of product assurance including Radiation Hardness Assurance (RHA) are provided for in this specification.

1.4. ORDER OF PRECEDENCE. In the event of a conflict between the text of this document and the references cited herein (except for device specifications), the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

1.5. APPLICATION OF THE DOCUMENT. This document is intended for use in acquisition of space and launch vehicles. This document should be cited in the contract statement of work and may be tailored by the acquisition activity for the specific application or program.

1.6. PMP MANAGEMENT. Implementation and changes, or modifications to the requirements of this document shall be accomplished in accordance with TOR-2006(8583)-5235 (Parts, Materials, and Processes Control Program for Space and Launch Vehicles), and the requirements of the program.

2 REFERENCED DOCUMENTS

2.1. REFERENCED DOCUMENTS

2.1.1 <u>Government Documents.</u> Unless otherwise specified, the following specifications, standards, and handbooks of the issue listed in the current version of the Department of Defense Index of Specifications and Standards (DoDISS) specified in the solicitation form a part of this document to the extent specified herein.

| 2.1.1.1 Military Specificatio | ns |
|-------------------------------|----|
|-------------------------------|----|

| MIL-W-22759E(2) | Wire, Electric, Fluoropolymer-Insulated, Copper or Copper Alloy (CANCELED) |
|-----------------|--|
| MIL-DTL-17 | Cables, Radio Frequency, Flexible and Semirigid, General Specification for |
| MIL-PRF-27 | Transformers and Inductors (Audio, Power, and High Power Pulse), General Specification for |
| MIL-PRF-123 | Capacitors, Fixed, Ceramic Dielectric, (Temperature Stable and General Purpose), High Reliability, General Specification for |
| MIL-PRF-3098 | Crystal Units, Quartz, General Specification For |
| MIL-DTL-5015 | Connector, Electrical, Circular Threaded, AN Type, General Specification for |
| MIL-H-6088G(1) | Heat Treatment of Aluminum Alloys (CANCELED) |
| MIL-PRF-6106 | Relays, Electromagnetic, General Specification for |
| MIL-H-6875H | Heat Treatment of Steels, Process for (CANCELED) |
| MIL-C-7438 | Core Material, Aluminum, For Sandwich Construction |
| MIL-S-7742D(1) | Screw Threads, Standard, Optimum Selected Series, General Specification for (INACTIVE) |
| MIL-B-7883B | Brazing of Steels, Copper, Copper Alloys, Nickel Alloys, Aluminum and Aluminum Alloys (CANCELED) |
| MIL-PRF-8805 | Switches and Switch Assemblies, Sensitive and Push (Snap Action), Basic, Limit, Push Button and Toggle Switches, General Specification for |
| MIL-W-8939A | Welding, Resistance, Electronic Circuit Modules (CANCELED) |
| | |

| MIL-T-9047G(1) | Titanium and Titanium Alloy Bars (Rolled or Forged) and Reforging, Forging Stock Aircraft Quality (CANCELED) |
|------------------|---|
| MIL-DTL-9395 | Switches, Pressure, (Absolute, Gage and Differential), General Specification for |
| MIL-PRF-15305 | Coil, Fixed and Variable, Radio Frequency, General Specification for |
| MIL-PRF-19500 | Semiconductor Devices, General Specification for |
| MIL-PRF-21038 | Transformer, Pulse, Low Power, General Specification for |
| MIL- A-21180D(1) | Aluminum-Alloy Castings, High Strength (CANCELED) |
| MIL-PRF-23269 | Capacitors, Fixed, Glass Dielectric, Established Reliability, General Specification for |
| MIL-PRF-23419 | Fuse Cartridge, Instrument Type, General Specification for |
| MIL-PRF-23648 | Resistors Thermal (Thermistor), Insulated, General Specification for |
| MIL-PRF-24236 | Switches, Thermostatic, (Metallic And Bimetallic), General Specification for |
| MIL-DTL-24308 | Connector, Electrical, Rectangular, Nonenvironmental Miniature Polarized Shell, Rack and Panel, General Specification for |
| MIL-C-26482G(6) | Connectors, Electrical, (Circular, Miniature, Quick Disconnect, Environment Resisting) Receptacles and Plugs, General Specification for (CANCELED) |
| MIL-PRF-28861 | Filters and Capacitors, Radio Frequency/Electromagnetic Interference Suppression, General Specification for |
| MIL-PRF-31032 | Printed Circuit Board/ Printed Wiring Board, General Specification for |
| MIL-PRF-32159 | Resistors, Chip, Fixed, Film, Zero Ohm, Industrial, High Reliability, Space Level, General Specification for |
| MIL-PRF-38534 | Hybrid Microcircuits, General Specification for |
| MIL-PRF-38535 | Integrated Circuits (Microcircuits) Manufacturing, General Specification for |
| MIL-DTL-38999 | Connector, Electrical, Circular, Miniature, High Density, Quick Disconnect (Bayonet, Threaded, and Breach Coupling), Environment Resistant, Removable Crimp and Hermetic Solder Contacts, General Specification for |
| MIL-PRF-39003 | Capacitors, Fixed, Electrolytic (Solid Electrolyte), Tantalum, Established Reliability, General Specification for |
| MIL-PRF-39005 | Resistor, Fixed, Wirewound, (Accurate), Nonestablished and Established Reliability, General Specification for |
| MIL-PRF-39006 | Capacitors, Fixed, Electrolytic (Nonsolid Electrolyte), Tantalum, Established Reliability, General Specification for |

| MIL-PRF-39007 | Resistor, Fixed, Wirewound (Power Type), Nonestablished Reliability, Established Reliability and Space Level, General Specification for |
|------------------|---|
| MIL-PRF-39009 | Resistor, Fixed, Wirewound (Power Type, Chassis Mounted), Nonestablished Reliability, Established Reliability, General Specification for |
| MIL-PRF-39010 | Coil, Fixed, Radio Frequency, Molded, Established Reliability and Nonestablished Reliability, General Specification for |
| MIL-PRF-39012 | Connectors, Coaxial, Radio Frequency, General Specification for |
| MIL-PRF-39015 | Resistors, Variable, Wirewound (Lead Screw Actuated), Nonestablished Reliability and Established Reliability, General Specification for |
| MIL-PRF-39016 | Relays, Electromagnetic, Established Reliability, General Specification for |
| MIL-PRF-39017 | Resistor, Fixed Film, (Insulated) Nonestablished Reliability and Established Reliability, General Specification for |
| MIL-C-39029D(1) | Contacts, Electrical Connector, General Specification for (CANCELED) |
| MIL-PRF-39035 | Resistor, Variable, Non-wirewound (Adjustment Type), Nonestablished and Established Reliability, General Specification for |
| MIL-PRF-32192 | Resistors, Chip, Thermal (Thermistor), General Specification for |
| MIL-I-46058C(7) | Insulating Compound, Electrical (for Coating Printed Circuit Assemblies) (INACTIVE) |
| MIL-S-46106 | Adhesive-Sealants, Silicone, RTV, One-Component |
| MIL-A-46146 | Adhesive Sealants, Silicone, RTV, Non-corrosive (For Use With Sensitive Metals and Equipment) |
| MIL-PRF-49467 | Capacitors, Fixed, Ceramic, Multilayer, High Voltage, (General Purpose), Established Reliability, General Specification for |
| MIL-PRF-49468(1) | Crystal Units, Quartz, Precision, General Specification for (CANCELED) |
| MIL-PRF-49470 | Capacitor, Fixed, Ceramic Dielectric, Switch Mode Power Supply (General Purpose and Temperature Stable), Standard Reliability and High Reliability, General Specification for |
| MIL-P-50884D(2) | Printed Wiring, Flexible, or Rigid-Flex, General Specification for (INACTIVE) |
| MIL-PRF-55110G | Printed Wiring Boards, General Specification for (INACTIVE) |
| MIL-PRF-55182 | Resistors, Fixed, Film, Non-Established Reliability, Established Reliability, and Space Level, General Specification for |
| MIL-DTL-55302 | Connector, Printed Circuit Subassembly and Accessories |
| MIL-PRF-55310 | Oscillator, Crystal Controlled, General Specification For |
| | |

| MIL-DTL-27500H(1) NOT 1 | Cable, Power, Electrical and Cable Special Purpose, Electrical Shielded and Unshielded, General Specification for (CANCELED) |
|----------------------------|--|
| MIL-PRF-55342 | Resistor, Chip, Fixed, Film, Established Reliability, General Specification for |
| MIL-PRF-55365 | Capacitor, Electrolytic Fixed Tantalum, Established Reliability and Nonestablished Reliability, General Specification for |
| MIL-T-55631(2) | Transformer, Intermediate Frequency, Radio Frequency, and Discriminator, General specification for (inactive) |
| MIL-DTL-81381 | Wire, Electric, Polyimide-Insulated, Copper or Copper Alloy |
| MIL-T-81556 | Titanium and Titanium Alloys, Extruded Bars, and Shapes Aircraft Quality |
| MIL-F-83142A(4) | Forging, Titanium Alloys, Premium Quality For Aircraft and Aerospace Applications (CANCELED) |
| MIL-PRF-83401 | Resistor Networks, Fixed, Film and Capacitor-Resistor Networks, Ceramic Capacitor and Fixed, Film, Resistors, General Specification for |
| MIL-PRF-83421 | Capacitors, Fixed, Metallized, Plastic Film Dielectric, (DC, AC, or DC and AC), Hermetically Sealed in Metal Cases, or Ceramics Cases, Established Reliability, General Specification for |
| MIL-PRF-83446 | Coils, Radio Frequency, Chip, Fixed or Variable, General Specification for |
| MIL-DTL-83513 | Connectors, Electrical, Rectangular, Microminiature, Polarized Shell, General Specification for |
| MIL-PRF-83536 | Relays, Electromagnetic, Established Reliability, 25 Amperes and Below, General Specification for |
| MIL-A-83577B | Assemblies, Moving Mechanical, for Space and Launch Vehicles, General Specification for (CANCELED) |
| MIL-DTL-83723 | Connector, Electrical, (Circular, Environment Resisting), Receptacle and Plugs, General Specification for |
| MIL-PRF-83726 | Relays, Hybrid and Solid-state, Time Delay, General Specification for |
| MIL-DTL-83733 | Connector, Electrical, Miniature, Rectangular Type, Rack to Panel, Environment Resisting, 200 ^O C Total Continuous Operating Temperature, General Specification for |
| MIL-C-85049A | Connector Accessories, Electrical, General Specification for (CANCELED) |
| MIL-PRF-87164A(3) | Capacitors, Fixed, Mica Dielectric, High Reliability, General Specification for (CANCELED) |
| MIL-PRF-87217A | Capacitors, Fixed, Supermetallized Plastic Film Dielectric, Direct Current for Low Energy, High Impedance Applications, Hermetically Sealed in Metal Cases, High Reliability, General Specification for (CANCELED) |
| | |

2.1.1.2 Federal Standards

| FED-STD-209E | Airborne Particulate Cleanliness Classes in Cleanrooms and Clean Zones (CANCELED) |
|--------------|---|
| | (CANCELED) |

2.1.1.3 Military Standards

| MIL-HDBK-5J | Metallic Materials and Elements for Aerospace Vehicle Structures (CANCELED) |
|-----------------|--|
| MIL-HDBK-17 | Composite Materials Handbook (Volumes 1 through 5) |
| MIL-HDBK-23A(3) | Structural Sandwich Composites (CANCELED) |
| MIL-STD-130 | Identification Marking of U.S. Military Property |
| MIL-HDBK-198 | Capacitor, Selection and Use of |
| MIL-HDBK-199 | Resistor, Selection and Use of |
| MIL-STD-202 | Test Method Standard, Electronic and Electrical Component Parts |
| MIL-HDBK-217 | Reliability Prediction of Electronic Equipment |
| MIL-HDBK-263 | Electrostatic Discharge Control Handbook for Protection of Electrical and Electronic Parts, Assemblies, and Equipment (Excluding Electrically Initiated Explosive Devices) |
| MIL-HDBK-339 | Custom Large Scale Integrated Circuit Development and Acquisition for Space Vehicles |
| MIL-STD-403C | Preparation for and Installation of Rivets and Screws, Rocket and Missile Structures (INACTIVE) |
| MIL-STD-750 | Test Method Standard for Semiconductor Devices |
| MIL-HDBK-814 | Ionizing Dose and Neutron Hardness Assurance Guidelines for Microcircuits and Semiconductor Devices |
| MIL-HDBK-815 | Dose Rate Hardness Assurance Guidelines |
| MIL-STD-866B | Grinding of Chrome Plated Steel and Steel Parts Heat Treated to 180,000 psi or Over (Inactive) |
| MIL-STD-883 | Test Methods and Procedures for Microelectronics |
| MIL-STD-889 | Dissimilar Metals |
| MIL-STD-981 | Design, Manufacturing, and Quality Standards for Custom Electromagnetic Devices for Space Applications |
| MIL-HDBK-1331 | Parameters To Be Controlled for the Specification of Microcircuits, Handbook for |
| · | |

| MIL-STD-1346C | Relays, Selection and Application of (CANCELED) |
|------------------|--|
| MIL-STD-1353B(4) | Electrical Connectors Plug-in Sockets and Associated Hardware, Selection and Use of (CANCELED) |
| MIL-STD-1580 | Department of Defense Test Methods Standard, Destructive Physical Analysis for Electrical, Electronic, and Electromagnetic Parts |
| MIL-STD-1686 | Electrostatic Discharge Control Program for Protection of Electrical and Electronic Parts, Assemblies and Equipment (Excluding Electrically Initiated Explosive Devices) |
| MIL-STD-1835 | Electronic Component Case Outlines |
| MIL-STD-2154(1) | Inspection, Ultrasonic, Wrought Metals, Process for (CANCELED) |
| MIL-STD-2175A | Castings, Classification and Inspection of (CANCELED) |
| MIL-STD-2219 | Fusion Welding for Aerospace Applications |
| MIL-HDBK-83377 | Adhesive Bonding (Structural) for Aerospace and Other Systems, Requirements For |
| MIL-HDBK-83575 | General Handbook for Space Vehicle Wiring Harness Design and Testing |

2.1.1.4 Air Force Wright Aeronautical Laboratories (AFWAL)

| ADD436124L | DOD/NASA Structural Composites Fabrication Guide Volume I |
|------------|---|
| ADD436125L | DOD/NASA Structural Composites Fabrication Guide Volume II DOD/NASA Advanced Composite Design Guide, Volumes I – IV |

2.1.1.5 NASA Publications

| MSFC 40M38277 | Marshall Space Flight Connectors |
|---------------|---|
| MSFC 40M38298 | Marshall Space Flight Connectors |
| MSFC 40M39569 | Marshall Space Flight Connectors and Hardware |
| SP-R-0022A | General Specifications, Vacuum Stability Requirements of Polymeric Materials for Space Craft Applications |
| MSFC-SPEC-250 | Protective Finishes for Space Flight Vehicle Structures and Equipment, General Specification for |
| MSFC-STD-355 | Radiographic Inspection of Electronic Parts |
| MSFC-SPEC-469 | Titanium and Titanium Alloys, Heat Treatment of |
| MSFC-SPEC-522 | Design Criteria for Controlling Stress Corrosion Cracking |

| NASA-SP-8063 | Lubrication, Friction and Wear |
|-----------------|---|
| NASA-STD-8739.1 | Workmanship Standard for Staking and Conformal Coating of Printed Wiring Boards and Electronic Assemblies |
| NASA-STD-8739.2 | Workmanship Standard for Surface Mount Technology |
| NASA-STD-8739.3 | Soldered Electrical Connectors |
| NASA TM X-64755 | Part Derating Guidelines; Department of the Air Force, Air Force Systems Command (AFSC) Pamphlet 800-27 |

Application for copies should be addressed to: Marshall Space Flight Center/ Document Repository (AS24D), Huntsville, AL 35812

NASA Documents can be obtained via www.nepp.nasa.gov

2.1.2 <u>Non-government Documents.</u> The following documents form a part of this document to the extent specified herein. Unless otherwise indicated, the issue in effect on the date of release of this document shall serve as the applicable revision for all listed non-government specifications/standards.

2.1.2.1 Aerospace TOR

| OR-2006(8583)-5235 | Parts, Materials, and Processes Control Program for Space and Launch Vehicles |
|--------------------|---|
|--------------------|---|

(Application for copies should be addressed to: The Aerospace Corporation, Library, Circulation Desk, P.O. Box 92957, M1-199, Los Angeles, CA 90009-2957)

2.1.2.2 American Society For Testing Material

| ASTM-B-322 | Metal cleaning metals prior to electroplating |
|---------------|--|
| ASTM-B-571 | Coating, Metallic Qualitative Adhesion Testing of |
| ASTM-D-903-98 | Adhesive Bonds, Peel or Stripping Strength of |
| ASTM-D-1000 | Tapes Pressure-Sensitive Adhesive-Coated Used For Electrical And Electronic Applications |
| ASTM-E-595-84 | Standard Test Method for Total Mass Loss and Collected Volatile Condensable Material From Outgassing in a Vacuum Environment |

(Application for copies should be addressed to: American Society for Testing Materials, 1916 Race Street, Philadelphia, PA 19111), www.astm.org

2.1.2.3 Electronics Industries Association

| EIA-455 | Fiber Optic Fibers, Cables, Transducers, Sensors, Connecting and Terminating Devices, and Other Fiber Optic Components |
|---------|--|
| EIA-477 | Cultured Quartz |
| EIA-557 | Statistical Process Control Systems |

(Application for copies should be addressed to: Electronic Industries Association, 2001 Pennsylvania Ave, N.W., Washington, D.C. 20006) www.eia.org

2.1.2.4 International Electrotechnical Commission

| CEI/IEC 60410 | Sampling Plans And Procedures For Inspection By Attributes |
|--------------------------------------|--|
| CEI/IEC 60758 Ed. 3 Third edition | International Electrotechnical Commission: Synthetic Quartz Crystal – Specification And Guide To The Use |

(Application for copies should be addressed to: American National Standards Industries, 1430 Broadway, New York, NY 10018) www.ansi.org

2.1.2.5 IPC - ASSOCIATION CONNECTING ELECTRONIC INDUSTRIES

| IPC-SM-840 | Qualification and Performance of Permanent Polymer Coating (Solder Mask) for Printed Boards |
|------------|---|
| IPC-CC-830 | Qualification and Performance of Electrical Insulation Compound for Printed Wiring Assemblies |
| IPC-TM-650 | Test Methods Manual |
| IPC-CF-152 | Composite Metallic Material Specification for Printed Wiring Boards |
| J-STD-033 | Handling, Packaging, Shipping and Use of Moisture/Reflow Sensitive Surface Mounted Devices |
| J-STD-020 | Moisture/Reflow Sensitivity Classification of Plastic Surface Mount Devices |
| J-STD-006 | Requirements for Electronic Grade Solder Alloys and Fluxed and Non-Fluxed Solid Solders for Electronic Soldering Applications |
| J-STD-002 | Solderability Tests for Component Leads, Terminations, Lugs Terminals and Wires |
| J-STD-001C | Requirements for Soldered Electrical and Electronic Assemblies |
| IPC 2221 | Generic Standard for Printed Board Design |
| IPC 2222 | Sectional Design Standard for Rigid Organic Printed Boards |
| IPC 2223 | Sectional Design Standard for Flexible Printed Boards |

| IPC 2252 | Design Guide for RF/Microwave Circuit Boards |
|-----------|--|
| IPC 4101B | Specification for Base Materials for Rigid and Multilayer Printed Boards |
| IPC 4103 | Specification for Base Materials for High Speed/ Frequency Applications |
| IPC 4202 | Flexible Base Dielectric for Use in Flexible Printed Circuitry |
| IPC 4203 | Adhesive Coated Dielectric Films for Use as Cover Sheets for Flexible Printed Circuitry and Flexible Bonding Films |
| IPC 4204 | Flexible Metal Clad Dielectric for Use in Fabrication of Flexible Printed Circuitry |
| IPC 6012B | Qualification and Performance Specification for Rigid Printed Boards |
| IPC 6013A | Qualification and Performance Specification for Flexible Printed Boards |
| IPC 6018A | Microwave End Product Board Inspection and Test |

(Application for copies should be addressed to: IPC – 3000 Lakeside Drive, 309 S. Bannockburn, IL 60015) www.ipc.org

2.1.2.6 National Aerospace Standards

| NASM 1312 | Fastener, Test Methods |
|-----------|---|
| NASM 1515 | Fastener Systems for Aerospace Applications |

www.nasm.org

2.1.2.7 Society Of Automotive Engineers

| SAE-AMS-QQ-A-367 | Aluminum Alloy Forgings |
|------------------|---|
| SAE-AMS-STD-1595 | Qualification of Aircraft, Missile and Aerospace Fusion Welders |
| SAE-AS-1933 | Hose Containing Age-Sensitive Elastomeric Material, Age Controls for |
| SAE-ARP-5316 | Seals Assemblies Which Include An Elastomer Element Prior To Hardware Assembly, Storage of Elastomer Seals and |
| SAE-AMS-F-7190 | Forging, Steel, for Aircraft/Aerospace Equipment and Special Ordnance Applications |
| SAE-AS-8879 | Screw Threads, UNJ Profile inch controlled Radius Root With Increased Minor Diameter, General Specification for |
| SAE-AMS-T-9046 | Titanium and Titanium Alloy, Sheet, Strip and Plate |
| SAE-AMS-S-13165 | Shot Peening of Metal Parts |

| SAE-AMS-A-22771 | Aluminum. Alloy Forgings, Heat Treated |
|-----------------|--|
| SAE-AMS-H-81200 | Heat Treatment of Titanium and Titanium Alloys |

2.1.2.8 <u>ANSI/IEEE</u>

| ANSI/IEEE 176-1987 | IEEE Standard on Piezoelectricity |
|--------------------|-----------------------------------|
|--------------------|-----------------------------------|

www.ieee.org

2.1.3 <u>Order Of Precedence</u>. In the event of a conflict between the text of this document and the references cited herein, the text of this document shall take precedence.

Downloaded from http://www.everyspec.com

3 DEFINITIONS

Terms are in accordance with the following definitions:

| Acquisition Activity | The acquisition activity is the Government office or contractor acquiring the equipment, system, or subsystem for which this document is being contractually applied. |
|--|---|
| Case Temperature | The case temperature is the hottest temperature on the external surface of the device's package, and for Surface Mount Devices (SMD), the external surface is the case. |
| Contracting Officer | A contracting officer is a person with the authority to enter into, administer, or terminate contracts and make related determinations and findings. The term includes authorized representatives of the contracting officer acting within the limits of their authority as delegated by the contracting officer. |
| Derating | Derating of a part is the intentional reduction of its applied stress, with respect to its rated stress, for the purpose of providing a margin between the applied stress and the demonstrated limit of the part's capabilities. Maintaining this derating margin reduces the occurrence of stress-related failures and helps ensure the part's reliability. |
| Destructive Physical Analysis (DPA) | A Destructive Physical Analysis (DPA) is a systematic, logical, detailed examination of parts during various stages of disassembly, conducted on a sample of completed parts from a given lot, wherein parts are examined for a wide variety of design, workmanship, and processing problems that may not show up during normal screening tests. The purpose of these analyses is to maintain configuration control and determine those lots of parts, delivered by a vendor, which have anomalies or defects such that they could, at some later date, cause degradation or catastrophic failure of a system. |
| Electronic Parts | The term "electronic" is used in a broad sense in this document and includes electrical, electromagnetic, electromechanical, and electro-optical devices (EEEE devices). Connectors are also classified as electronic parts. |
| End-Of-Life Design Limit | The end-of-life design limits for an item are the expected variations in its electrical parameters over its period of use in its design environment. The parameter variations are expressed as a percentage change beyond the specified minimum and maximum values. |
| Hot-Welded Can | A Hot-Welded Can is a cap sealed component utilizing thermocompression attachment of the cap to the base of the device. The bond is a brazed attachment of the nickel- plated cap to the nickel-plated base, with nickel acting as a brazing agent. |
| Kirkendall Voids | Intermetallic growth results from the diffusion of one material into another via crystal vacancies made available by defects, contamination, impurities, grain boundaries and mechanical stress. Diffusion rates vary with different materials. For example, the diffusion rate of Au into AI is different than that for AI into Au. These rates are a function of temperature. If one material overwhelms the other in volume, and diffusion occurs rapidly enough, the minority material can appear to have been completely "consumed" by the majority material. Rapid diffusion of one material into another can cause crystal vacancies to form in the bulk material. These vacancies attract each other which results in the creation of voids. These voids are called Kirkendall voids. Excessive Kirkendall voiding can result in out-of-tolerance wire bond resistance and weakened wire bonds. |

Section 3 DEFINITIONS

| Manufacturing Baseline | The manufacturing baseline is a description, normally in the form of a flow chart, of the sequence of manufacturing operations necessary to produce a specific item, part, or material. The manufacturing baseline includes all associated documentation that is identified or referenced, such as: that pertaining to the procurement and receiving inspection, storage, and inventory control of parts and materials used; the manufacturing processes; the manufacturing facilities, tooling, and test equipment; the in-process manufacturing controls; the operator training and certification; and the inspection and other quality assurance provisions imposed. Each document is identified by title, number, and date of issue, applicable revision, and date of revision. |
|--|---|
| Material | Material is a metallic or nonmetallic element, alloy, mixture, or compound used in a manufacturing operation and which becomes either a permanent portion of a manufactured item or which can leave a remnant, residue, coating, or other material that becomes or affects a permanent portion of a manufactured item. |
| Material Lot | A material lot refers to material produced as a single batch or in a single continuous operation or production cycle and offered for acceptance at any one tine. |
| New Technology PMP | New technology PMP is defined as that which (a) has never been previously characterized or qualified for the particular space/mission environment, (b) has limited space heritage, (c) commercial (COTS) technology, including PEMS, or (d) PMP that has recently undergone major changes in the element selection, process, assembly, manufacturing (including facility change) or testing. |
| Part | A part is one piece, or two or more pieces joined together, which are not normally subjected to disassembly without destruction or impairment of its designed use. |
| Parts, Materials and Processes Control Board (PMPCB) | The PMPCB is a formal contractor organization established by contract to manage and control the selection, application, procurement, and documentation of parts, materials, and processes used in equipment, systems, or subsystems. |
| Percent Defective Allowable (PDA) | The percent defective allowable (PDA) of a production lot of parts or materials is the maximum allowable percentage of parts or materials specimens that fail to pass one or more tests before the entire production lot is considered to be unacceptable. |
| Process | A process is an operation, treatment, non-destructive inspection, or procedure used during a step in the manufacture of a material, part, or an assembly. |
| Production Lot | Unless otherwise specified in the detail specification, a production lot of parts refers to a group of parts of a single part type; defined by a single design and part number; produced in a single production run by means of the same production processes, the same tools and machinery, same raw material, the same manufacturing and quality controls, and to the same baseline document revisions; and tested within the same period of time. All parts in the same lot have the same lot date code, batch number, or equivalent identification. |
| Radiation Hardness Assurance (RHA) | Radiation hardness assurance (RHA) is an integral component of system design to assure the operational/survival capabilities of the system in the specified orbit or radiation environment. Appendix A herein prescribes the preferred methodology for carrying out the specified RHA tasks. Through the process of operability/survivability allocation analysis, it is determined which radiation environments are both operational/survival and which are survival only. This analysis and allocation process results in a flow down of operational/survival requirements down to the box, circuit and piece-part level. |

Section 3 DEFINITIONS

| Registered Parts, Materials and Processes | A registered PMP is a part, material, or process, which is registered with the PMPCB to call attention to special reliability, quality, or other concerns, relating to its procurement or application. Registered PMP includes, but is not limited to, reliability suspect PMP, limited application PMP, and PMP involving restricted or special controlled usage, storage, or handling due to safety or environmental concerns. |
|--|--|
|--|--|

Downloaded from http://www.everyspec.com

4 GENERAL REQUIREMENTS

4.1. APPLICATION REQUIREMENTS

4.1.1 <u>Electrical Derating.</u> Circuits shall be designed with the parts derated as specified herein. The extent to which electrical stress (e.g., voltage, current, or power) is derated is dependent upon temperature. The general interrelationship between electrical stress and temperature is shown in Figure 4-1. The approved operating conditions lie within the area below the nominal limitation line (ES_{NOM}).




FIGURE 4-1. TYPICAL ELECTRICAL STRESS VS TEMPERATURE DERATING SCHEME

- TC1 CASE TEMPERATURE ABOVE WHICH APPLIED ELECTRICAL STRESS SHOULD BE REDUCED. UNLESS OTHERWISE SPECIFIED, TC1 (worst case) IS THE SAME AS TC1 (nominal)
- TC₂ MAXIMUM ALLOWABLE CASE TEMPERATURE PER DETAILED SPECIFICATION
- $T_{WC} \qquad \mbox{WORST CASE THERMAL BOUNDARY. TYPICALLY: } T_{WC} \\ EQUALS (TC_2 30^{\circ}C) \\ \mbox{C}$
- ES_{NOM} MAXIMUM STEADY STATE OR AVERAGE OPERATING ELCTRICAL STRESS
- ESwc WORST CASE ELECTRICAL STRESS, INCLUDING ELECTRICAL TRANSIENT AND RADIATION EFFECTS
- 100% MAXIMUM RATED VALUE PER DETAILED SPECIFICATION

To obtain the specific curve for each part type, numerical values are applied to the general curve based on the specified maximum rated values being 100 percent. The applicable derating curve or derating factor is given in the detailed section for each part type. The derating factor is to be multiplied times the part rating to obtain the allowed nominal limitation value for specific applications.

4.1.2 <u>Mechanical Derating.</u>Mechanical design properties shall have adequate strength margins for the intended application to sustain long-life performance over the specified design life. This derating shall include design properties associated with environments such as shock, vibration, acceleration, and temperature that produce force-function effects on flight hardware. Strength margins shall be based on mechanical property data from MIL-HDBK-5J where applicable and shall delimit susceptibility to mechanical failure modes such as bending, deformation, fracture, rupture, excessive deflection, and fatigue. Functional margins shall be calculated based on the recommendation of MIL-A-83577B wherever possible.

4.1.3 <u>End-of-Life.</u>Circuits shall be designed such that required functional performance at the component level is maintained even if the performance values of the parts used vary within the program identified end-of-life design limits.

4.1.4 <u>Aging Sensitivity.</u>Electronic, optical, and mechanical parts and materials are aging sensitive when they are subject to gradual shortening of their useful life, or progressive degradation of their performance parameters. Aging mechanisms include the following:

- a. Loss of hermeticity
- b. Stress relaxation
- c. Oxidation and corrosion
- d. Outgassing
- e. Cold flow and creep
- f. Molecular cross-linking
- g. Loss of adhesion
- h. Embrittlement (including thermal) and hardening
- i. Loss of torque
- j. Loss of spring tension
- k. Moisture absorption
- I. Radiation effects

Aging sensitivity shall be considered in the design, selection, and application of parts and materials. In addition, aging sensitivity shall be incorporated into mandatory plans for shelf-life and aging control. These plans shall include requirements for minimum shelf-life assurance when parts and materials are procured, and for required revalidation and/or retesting of parts and materials after the shelf-life is exceeded. As a minimum, all EEEE parts with lot date codes in excess of seven (7) calendar years shall be submitted to re-screening and DPA. Other factors to consider when assessing continued use of aged inventory shall include, but is not limited to:

- a. Original part quality (Class V/S, SCD, Class B, etc.)
- b. Lot history (supplier's percent defective, quantity used to date, number of failures, etc.)
- c. Review of original screening/test data
- d. Review of problem/GIDEP Alerts
- e. Review of original DPA
- f. Review of storage environment controls (temperature, ESD protection, handling, etc.)
- g. Application criticality, redundancy, etc.
- h. Availability of retest equipment, screening facilities, potential for part damage, etc.

For mechanical parts or assemblies and metallic and ceramic materials, when technical requirements are not provided in the appropriate technical requirements sections of this document or in an application PMP management document, both the minimum shelf-life and the maximum period of time after procurement before retesting is required shall be five years.

For organic materials, shelf life requirements (and extensions) shall be based on the original manufacturer's recommendation.

4.1.5 <u>Sealed Packages.</u> Hermetically sealed parts are preferred for use in space vehicles. If nonhermetically sealed parts are selected, the in-process assembly and cleaning operations used shall not be detrimental to the parts, and the subsequent outgassing, sublimation, moisture penetration, or moisture absorption shall not be detrimental to the part and its long-term performance, or to the system.

4.1.6 <u>Registered PMP.</u> The detailed sections of this document identify known registered PMP including applications and procurement restrictions.

4.1.7 <u>Handling</u>. Protection against electrostatic damage to electrostatic sensitive devices shall be provided in accordance with paragraph 4.7.

4.1.8 <u>Marking.</u> Marking will be in accordance with the applicable military specification.

4.1.9 <u>Outgassing Requirements.</u> All nonmetallic and organic materials shall be tested for outgassing in accordance with ASTM E 595, and the results documented on the approved as-designed and as-built materials list. As a guideline, materials should exhibit a total mass loss (TML) of not more than 1.0 percent and a collected volatile condensable material (CVCM) of not more than 0.1 percent. Data listed in the NASA Reference Publication 1124 for applicable materials may be used in lieu of actual testing.

A program Contamination Control Plan shall be developed, and an outgassing analysis performed, which demonstrates that outgassing from all materials used in the space vehicle, their mass and locations, do not degrade the performance of payload and bus systems, subsystems and units, such that they cannot meet the end-of-life requirements with adequate margin.

4.1.10 <u>Alternate QCI Test/Sampling Plan.</u> Alternate QCI test/sampling plan for homogeneous lots of microcircuits, discrete diodes, and transistors shall be in accordance with appendix C of this document. In addition to the applicable MIL spec definition, a homogenous lot is limited to a single wafer lot, a single bonding machine, the same raw material and packaging lots, and sealed at the same time.

4.2. PART REQUIREMENTS. The requirements for specific part types are stated in subsequent detailed requirements sections of this document where the applicable military specification requirements are also identified.

4.2.1 <u>New Technology Insertion Requirements.</u> New technology PMP is defined as that which (a) has never been previously characterized or qualified for the particular space/mission environment, (b) has limited space heritage, (c) commercial (COTS) technology, including PEMS, or (d) PMP that has recently undergone major changes in the element selection, process, assembly, manufacturing (including facility change) or testing. A new technology insertion program shall be established for the identification, management, and tracking of new technology. The program shall include a plan that defines the new technology, and the criteria and methodology for characterization and qualification of new technology. The technical requirements in the individual commodity section of this document may be used as starting boilerplate requirements for the qualification and characterization of new technology.

4.2.1.1 <u>Physics-Of-Failure</u>. Physics of Failure (PoF) is a proactive reliability assessment that is applied early in the product development cycle. PoF considers the mechanical, thermal, electrical, and chemical properties that could contribute to root cause failures through the product life cycle. PoF assessments consider failures that have occurred and their root cause analysis. PoF assessments also include documentation of inherent design attributes that are intended to avoid failures that might be anticipated from a detailed understanding of the product or manufacturing technologies.

As part of the characterization requirements for new technologies, PoF is required both for failures observed and failures avoided. Failures observed during production, manufacturing, test, and field use requires analyses of root cause. These analyses provide an understanding of the physical, chemical, and electrical processes that contributed to the anomaly. It is anticipated that most, hopefully all, vendors have failure analysis processes in place as part of

the quality program. These processes, and the understanding of root causes, shall be leveraged for documenting Physics of Failure analyses.

Physics of Failure analysis for failures avoided encompasses failure mechanisms that might result from new or less understood technologies. This requires investigation of product structure, material make-up, and known failure mechanisms. Dominant failure mechanisms and sites must be analyzed directly to show how failures are mitigated. As applicable, this effort shall be tied to corrective and preventive measures observed during failure investigations.

All accelerating factors and failure mechanisms shall be considered when deciding on the use of various technologies.

4.2.2 <u>Suppliers of Class S/V/K/JANS/T-Level Passives.</u> When space quality Class S/V/K/JANS/T-LEVEL PASSIVES military specification parts cannot be procured because there are no qualified sources of supply, then an SCD (source control drawing) may be used to procure Class S/V/K/JANS/T-LEVEL PASSIVES provided that the drawings specify full compliance to the technical requirements of this standard, and that the Class S/V/K/JANS/T-LEVEL PASSIVES provided that the drawings specify full compliance to the technical requirements of this standard, and that the Class S/V/K/JANS/T-LEVEL PASSIVES are manufactured, tested and qualified by an approved part OEM (Original Equipment Manufacturer).

4.2.3 <u>Parts and Materials Transfer.</u> Parts and materials transferred into a Program from other Programs or facilities of a contractor shall be reviewed for compliance to this document.

4.3. PART DESIGN AND CONSTRUCTION

4.3.1 <u>Design</u>. Parts shall be designed and constructed to meet the program's technical requirements and the requirements stated herein. Parts shall be designed and constructed of corrosion resistant materials or treated to resist corrosion.

4.3.1.1 <u>Parts Procurement.</u> All parts shall be procured from the part original equipment manufacturer (OEM) or its franchised/authorized distributor, and shall come with an OEM certificate of compliance.

4.3.1.2 <u>Materials Procurement.</u> All materials shall be procured from the materials original equipment manufacturer (OEM) or its franchised/authorized distributor, and shall come with an OEM certificate of compliance, and/or certification of analysis.

4.3.2 <u>Material Hazards.</u> Mechanical and electronic parts shall be constructed of materials that prevent exposure of either personnel or adjacent components to hazardous conditions. Hazardous conditions include, but are not limited to the following: arc generation, flammability, severe outgassing, toxicity, sublimation, and high vapor pressure.

4.3.3 Surface Finishes and Solder Attachments

- 4.3.3.1 <u>Pure Tin (plating or coating).</u> No pure tin, or >97% tin by weight, shall be used internally or externally, as an under-plating or final finish in the design and manufacture of the space vehicle, including (but is not limited to) EEEE parts and their packages/terminals/leads, mounting hardware, solder lugs, EMI shields, and spacecraft structures. Tin shall be alloyed with a minimum of 3 percent lead (Pb) by weight.
 - b. Lead-free tin alloy coatings or solders have not been approved for use on space hardware. The contractor shall demonstrate that the lead-free tin alloy soldering process used to manufacture the equipment meets the program's requirements for reliability, mission life, parts compatibility, rework and thermal, vibration and shock environments. The information provided shall include data from design of experiments, life test results, whiskering and /or tin pest susceptibility evaluation results, statistical process control monitor data, temperature / materials compatibility analyses, and mechanical test results. Customer program management shall review and approve this plan. Note that Sn96/Ag4 and Sn95/Sb5 are standard solder-attach materials used in high temperature soldering applications and are acceptable for those applications only.
 - c. Tin plated wire maybe used provided that for each lot of wire, all the tin has been converted to copper tin intermetallic as demonstrated by chemical analysis.

4.3.3.2 <u>Solders.</u> Lead-free tin alloys may be used only if approved by the program PMPCB. As a minimum, it shall be shown that these materials are not: (a) prone to tin whisker formation, (b) have been qualified in the assembly processes of its intended application, and (c) have the same mechanical properties as the previously approved tinlead alloy. Note that Sn96 and Sn95 are standard solder-attach materials used in high temperature applications and are acceptable in those applications.

4.3.4 <u>Processes and Controls.</u> The manufacture of parts and materials shall be accomplished in accordance with processes and processing controls that ensure the reliability and quality required. These manufacturing processes and controls shall be accomplished in accordance with fully documented procedures. This documentation shall be in sufficient detail to provide a controlled manufacturing baseline for the manufacturer, which ensures that subsequent production items can be manufactured which are equivalent in performance, quality, dimensions, and reliability to initial production items used for qualification or for flight hardware. This documentation shall include the name of each process, each material required, the point where each material enters the manufacturing flow, and the controlling specification or drawing. The documentation shall indicate required tooling, facilities, and test equipment; the manufacturing checkpoints; the quality assurance verification points; and the verification procedures corresponding to each applicable process or material listed. Processing controls shall have a statistical basis if a sampling plan is used.

4.3.4.1 <u>Solder Dipping, Retinning and Lead Forming.</u> Any solder dipping, re-tinning, and lead forming processes prior to assembly shall have been qualified to ensure that any electrical, thermal, or mechanical property of the device has not been compromised. As a minimum, seal integrity of all hermetic devices shall be verified after solder dipping, re-tinning, or lead forming.

4.3.5 <u>Rework During Manufacture of Electronic Parts.</u> Except as may be allowed by the detailed requirements section for each specific electronic part, rework during manufacturing is not allowed.

4.4. PART QUALITY ASSURANCE PROVISIONS. The quality assurance requirements for each part type are specified in the detailed requirements section for that part type. The production lot definition shall be as defined in Section 3 of this document. The quality assurance provisions are classified as:

- a. In-process controls
- b. Screening (100 percent)
- c. Lot conformance tests
- d. Qualification tests
- e. Other tests (DPA, Hardness Assurance, etc.)

4.4.1 <u>In-Process Controls.</u> Each production lot shall be subjected to the in-process production controls specified in the detailed requirements section of this document for that part type.

4.4.2 <u>Screening (100 Percent).</u> Each item in every production lot shall be subjected to the 100 percent screening requirements specified in the detailed requirements section of this document for that part type. Note that many of the tables in this document list the additions and exceptions to the screening or testing requirements of the referenced military specification. When a blank is shown opposite a specific screen or test, it means that there is no change to the test method, criteria, or sample size specified in the referenced military specification. When the screening table is labeled "additions", it means that the tests include those listed on the table as well as those called out in the referenced specification.

4.4.3 Lot Conformance Tests (or Quality Conformance Inspection). Lot conformance testing shall be performed as a basis for final lot acceptance on each production lot of parts. After a production lot has passed all in-process controls and 100 percent screening requirements, the lot conformance tests shall be performed on a randomly selected sample taken from the production lot. The detailed requirements for these lot conformance tests for each production lot are specified in the detailed requirements section of this document for each part type. When radiation hardness assurance requirements are specified, wafer lot conformance test shall be conducted per Appendix A of this document. Radiation testing may be conducted anytime following the completion of wafer fabrication and screening. Parts that have undergone destructive tests during lot conformance testing shall not be returned to the production lot for flight use; however, other test samples may be shipped as acceptable units. Note that many of the lot conformance tables in this document list the additions, changes, and exceptions to test requirements in the referenced specification. When a blank is shown opposite a specified test, it means that there is no change to the test method, criteria, or sample size specified in the reference specification and that the test method or criteria are mandatory as referenced. When the lot conformance table is labeled "additions", it means that the tests include those listed on the table as well as those called out in the referenced specification.

4.4.4 <u>Destructive Physical Analysis (DPA)</u>. Destructive Physical Analysis shall be performed in accordance with MIL-STD-1580 and the detailed sections herein.

4.4.5 <u>Qualification Tests</u>. All part and material types shall be qualified in accordance with the requirements stated herein. Parts that have undergone destructive tests during qualification testing shall not be returned to the production lot for flight use.

4.5. MATERIAL QUALITY ASSURANCE PROVISIONS. The quality assurance provisions for specialized materials are specified in the detailed requirements for that material. The material lot definition shall be as defined in Section 3 (Definitions) of this document. The quality assurance provisions are classified as:

- a. In-process controls
- b. Screening (100 percent)
- c. Lot conformance tests (sampling or periodic)
- d. Qualification tests

4.5.1 <u>In-Process Controls.</u> Each production lot or batch or blend of material shall be subjected to the in-process controls specified in the detailed requirements section of this document for that material.

4.5.2 <u>Screening (100 Percent).</u> Each item, piece, or container of material shall be subjected to the 100 percent screening requirements specified in the detailed requirements section of this document for that material. Note that many of the tables in this document list the additions, changes, and exceptions to the screening or testing requirements of the referenced specification. When a blank is shown opposite a specified screen or test, it means that there is no change to the test method, criteria, or sample size specified in the reference specification and that the test method or criteria are mandatory as referenced.

4.5.3 Lot Conformance Tests (or Quality Conformance Inspection): Sampling or Periodic. Lot conformance testing shall be performed as a basis for final lot acceptance on each production lot or batch or blend of material. After a production lot or batch or blend of material has passed all in-process controls and screening requirements, the lot conformance tests shall be performed on randomly selected samples taken as specified from the production lot or batch or blend. The detailed requirements for these lot conformance tests are specified in the various requirement sections of this document. A physical or chemical analysis shall be performed as a portion of lot conformance testing when specified in the detailed requirements section of this document for that material. Test samples that have undergone destructive tests during lot conformance testing shall not be returned to the production lot or batch or blend.

4.5.4 <u>Qualification Tests.</u> All materials and blends or composites thereof shall be qualified in accordance with the requirements stated herein. Material samples that have undergone destructive tests during qualification testing shall not be returned to the production lot or batch or blend.

4.6. PACKAGING. Packaging of parts and materials during shipment shall be per the requirements imposed by the associated military specification for the particular item. Electrostatic-sensitive items shall be packaged in accordance with paragraph 4.7.

4.7. ELECTROSTATIC-SENSITIVE ITEMS. Electrostatic discharge (ESD) control for the protection of electrical and electronic parts, components, assemblies, and equipment shall be in accordance with MIL-STD-1686 (MIL-HDBK-263 may be used for guidance in establishing an ESD control plan).

4.8. DATA AND RECORD RETENTION. Data files, test samples (e.g., coupons, DPA samples and/or slugs, etc.) and other PMP-related records shall be retained by the supplier or contractor for the life of the contract and/or program. The supplier may keep these items in-house or ship them to the purchaser along with the ordered parts or materials. The supplier shall also be required to provide the purchaser at least 30-days notice prior to any destruction of test samples and records.

5 DETAILED REQUIREMENTS

The detailed requirements for parts, materials, and processes for use in space and launch vehicles are contained in the following sections of this document. These detailed requirements are in addition to the general requirements contained in Section 4.

Every effort was made to utilize standard document format, but this document retains the separately called out technical sections (starting with Section 100) to focus the user industry on the unique space quality items that are paramount for mission success in each technical section.

Downloaded from http://www.everyspec.com

BOARDS, PRINTED WIRING

1. SCOPE. This section sets forth detailed requirements for rigid printed wiring boards, including:

- Type 1 Single Sided
- Type 2 Double Sided
- Type 3 Multilayer Board without Blind or Buried Vias
- Type 4 Multilayer Board with Blind and/or Buried Vias
- Type 5 Multilayer Metal Core Board without Blind or Buried Vias
- Type 6 Multilayer Metal Core Board with Blind and/or Buried Vias

2. APPLICATION

2.1 <u>General Requirements.</u> Printed wiring boards shall be designed in accordance with IPC 2221 Class 3 and IPC 2222 Class 3, and fabricated in accordance with IPC 6012 Class 3/A, MIL-PRF-31032 /1 or /2 or MIL-PRF-55110 and this document. The contractor shall demonstrate that all the processes used to design, qualify, manufacture and test products are documented and meet all program requirements. In case of conflict, the provisions of this document shall apply.

2.2 <u>Qualifications</u>. The manufacturer shall be qualified/certified to MIL-PRF-31032 /1 or /2, IPC 6012 Class 3/A or MIL-PRF-55110. If the supplier is only certified to IPC 6012, the contractor shall verify that the build documentation, in- process controls, qualification testing and construction review meet the program requirements.

2.3 Materials

- a. All materials on the delivered PWBs shall meet the outgassing in Section 4, Paragraph. 4.1.9
- b. Prepregs and laminates shall comply with the IPC 4101. Minimum Tg shall be 170°C for epoxy materials. In case of conflict, the provisions of this document shall apply.
- c. Permanent solder mask shall comply with IPC-SM-840 Class H. In addition, the solder mask shall meet the outgassing requirements specified in Section 4, Paragraph. 4.1.9 of this document. In case of conflict, the provisions of this document shall apply.

2.4 Raw Materials Storage

- a. Laminates shall be stored flat under temperature and humidity conditions specified by their supplier. Laminates shall be supported over their entire surface area to prevent bow and twist. The corners shall be protected to prevent any damage.
- b. Prepreg material shall be stored in a protective area, containers, or packaging under temperature and humidity conditions specified by its supplier that minimizes its exposure to temperature, humidity and contamination (dust, hair, etc). Material that exceeds storage life for the storage conditions shall not be used. During handling and storage, adequate packing support shall be provided for both rolled and sheet material in order to prevent creasing, crazing, or wrinkling. Prepreg shall not be exposed to ultraviolet light during storage. If no shelf life is specified by the supplier, the maximum shelf life shall be 6 months when stored at a maximum temperature of 4.5°C (40°F) and 3 months when stored at a relative humidity between 30 and 50 percent and a maximum temperature of 21°C (70°F).

3. DESIGN AND CONSTRUCTION

3.1 <u>Rigid Printed Wiring Boards.</u> All rigid printed wiring boards with plated-through holes shall be designed in accordance with IPC 2221 Class 3 and IPC 2222 Class 3 and manufactured in accordance with MIL-PRF-31032 /1 and /2, MIL-PRF-55110 or IPC 6012 Class 3/A and the following:

a. Nonfunctional Lands (Internal Layers)

Nonfunctional lands shall be included on internal layers of multilayer boards whenever clearance requirements permit.

b. Surface Mount Lands

Once a month, using the N coupons per IPC 2221, a minimum of three surface mount lands of each size shall be tested in accordance with IPC-TM-650 Method 2.4.21, Method C with following exceptions the diameter of the wire shall not exceed the width of the pad and the calculation step shall use the area of the rectangular pad. The land shall withstand a minimum of 500 psi of vertical pull 90 degrees to the board surface (tension) after completion of five cycles of soldering and four cycles of desoldering.

c. Etchback

Etchback or equivalent processes shall be used to ensure resin smear is completely removed from the holes of multilayer boards prior to plating. When etchback is used, the limits shall be between 0.0002 inch minimum and 0.002 inch maximum.

d. Drill Bit Limit

The board manufacturer shall have a process to define, verify, and maintain a matrix, which identifies the optimum number of drill hits allowed for specific types of materials, number of layers, and hole diameter.

e. Drill Changes

All drill bit changes shall be documented and recorded. The record may be in the form of a drill tape or any digital storage medium.

f. Stacking

Stacking is not permitted for multilayered or double sided boards.

g. Tin-lead Plating

Tin-lead plating thickness shall be 0.0003 inch as a minimum before fusing. There shall be no solder plate on any surface that is to be laminated to an insulator, metal frame, heatsink, or stiffener. For final finishes lead-free tin plating, including immersion tin, is prohibited.

h. Fusing

After solder plating and other processes, unless otherwise specified on the master (source control) drawing, the printed wiring board shall be fused. Only one fusing operation is permitted. The fuse time and temperature shall be recorded. After fusing, the solder coating shall be homogeneous and completely cover the conductors with no pitting, no pinholes, or non-wet areas. Sidewalls of conductors need not be solder coated. Touch-up is permitted but is limited to no more than 5% of lands or pads.

i. Ductility and Tensile Strength

Elongation of as-plated copper shall be 18 percent minimum with a minimum tensile strength of 40 Kpsi. Testing shall be in accordance with IPC 650 Method 2.4.18.1. Samples shall be taken at minimum and maximum current plating densities. Sampling frequency shall be done at a statistically valid frequency to assure that the material properties are under statistical process control. Testing frequency shall not be less than once a month under any circumstance.

j. Process-Control Coupons

As many process-control coupons as necessary to ensure that the manufacturing processes are under statistical process control shall be required for each panel. The number of in-process coupons will be determined by statistical process control sampling requirements. Process-control coupons shall be included in the shipment of the deliverable boards only if requested on the purchase order. Process control coupons shall be identified and retained by the manufacturer or contractor under controlled storage condition for the length of the contract.

k. Solder Plate Verification

Each board that is to be fused shall have a solder-plate coupon. Solder plate coupons shall be removed

from the panel before fusing to verify solder thickness. Solder-plate coupons shall be included in the shipment of the deliverable parent boards. Alternate measuring techniques such as x-ray fluorescence maybe used provided the measurements are documented and retrievable within 72 hours of request.

I. Deliverable Coupons

Double-sided and multilayer printed wiring boards shall be produced with two deliverable A or B coupons per board. For small board sizes, two deliverable coupons per 150 square centimeters (24 square inches) of panel area shall be produced. Coupons suitable to monitor the processes involved shall be located on the panel in positions across the diagonal of each board. A single coupon located at the center area common to the inside corners of adjoining boards on a panel may be used as one of the required coupons for each of the adjoining boards. For example, for four large boards on a panel, a coupon at each of the four outside corners and a common coupon at the center, for a total of five coupons, are all that are required (See Figure 100-1 for preferred panel lay-ups). These deliverable coupons are in addition to the process-control coupons required for each panel. All coupons shall be completely processed at the same time as the deliverable boards. These coupons may be used for conformance testing.

m. Marking

Each individual board and each set of quality conformance test circuit strips (as opposed to each individual coupon) shall be marked in accordance with the master drawing and MIL-STD-130 with the date code (as specified below), the traceability serial number, the part number, and the manufacturer's CAGE code. Coupon marking shall be the same as board marking and all deliverable coupons shall be individually serialized. The date code shall be formatted as follows:

Year Day of year (from 1 January) 05 001

This date shall reflect the date of final copper plating.

n. Traceability

The board manufacturer shall establish and maintain forward and backward traceability for all boards. This traceability shall reflect the exact disposition of each board. Boards that are rejected shall also be included in the traceability records and the reason for rejection shall be recorded. Each quality conformance test circuitry shall be traceable to the production boards produced on the same panel. All separated individual coupons shall have their traceability maintained back to the quality conformance test circuitry. Traceability records and coupon positions on the panel.

o. Storage and Retrievability

All deliverable coupons shall be stored and shall be retrievable within 72 hours of request for the life of the contract.

p. Copper Plating Thickness

The minimum plating thickness in plated through holes shall be 0.0012 inch. Any copper thickness less than 0.001 inch shall be considered a void. Blind and buried vias connecting across more than three layers shall also comply with this requirement. This requirement does not apply to microvias.

q. Hot Air Leveling

PWBs shall only be hot air leveled once. The solder coating shall be homogeneous and completely cover the conductors with no pitting, no pinholes, or non-wet areas. Sidewalls of conductors need not be solder coated. Touch-up is permitted but is limited to no more than 5% of lands or pads.

r. Cracks

No cracks in the copper foil or plate are permitted

s. Repair

Repairs are not permitted.

3.2 Multilayer Printed Wiring Boards

a. Copper Treatment

The surfaces of the copper on all inner layers of multilayer printed wiring boards to be laminated shall be

treated or primed prior to lamination to improve the laminate bonding. A copper oxidation technique is an acceptable treatment prior to lamination.

b. Ground plane Distribution

Multilayer printed wiring boards shall be configured so as to equalize the distribution of conductive areas in a layer and the distribution of conductive areas among layers. Ground planes shall be balanced around the mid point to maintain PWB flatness.

c. Inner Layer Inspection

Prior to lamination, all inner layers shall be 100% inspected for continuity and shorts, correct line width and spacing.

3.3 <u>Metal Core Boards.</u> Metal core boards shall use material in accordance with ANSI/IPC-CF-152 and this document. When metal core boards are used, the lateral dielectric spacing between the metal core and adjacent conducting surfaces shall pass the dielectric withstanding voltage test in accordance with IPC-TM-650, Method 2.5.7 except that the minimum voltage shall be 750 volts D.C. There shall be no flashover, arcing, breakdown, or leakage exceeding one microampere.

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the requirements of Section 4, the requirements of MIL-PRF-31032 /1 or /2, MIL-PRF-55110 or IPC 6012 Class 3/A and the following:

4.1 <u>In-process Controls.</u> In-process controls shall be monitored to assure that the manufacturing process is in a state of statistical control for the requirements specified.

a. Elongation And Tensile Strength

Elongation and tensile strength of as-plated copper shall be tested at least once a month. An alternate method is to statistically monitor the copper plating bath to maintain the level of bath organic compound composition within defined limits that shall directly correlate to assure requirements are met.

Inner Layer Inspection
 Prior to lamination all inner layers shall be 100% inspected for continuity and shorts, correct line width and spacing.

4.2 Lot Conformance Tests. Lot conformance tests shall be in accordance with the general requirements of Section 4 of this document and the requirements of MIL-PRF-31032 /1 or /2, MIL-PRF-55110 or IPC 6012 Class 3/A and the following:

- a. A minimum of one as received and one thermal stress coupon per PWB shall be microsectioned and inspected. Coupons between PWBs may be used to represent contiguous PWBs. These coupons as well as all unsectioned coupons shall be delivered with the PWBs.
- b. Electrical continuity and isolation testing on 100 %of the nets on all PWBS except Type 1 is required and shall be performed in accordance with the requirements of Section 4 and the requirements of MIL-PRF-31032 /1 or /2, MIL-PRF-55110 or IPC 6012 Class 3/A.
- c. Microsections shall be reviewed for inner layer separation before and after microetching.

4.3 <u>Qualification Tests.</u> The manufacturer shall be certified as a qualified manufacturer in accordance with the requirements of MIL-PRF-31032 /1 or /2, MIL-PRF-55110 or IPC 6012 Class 3/A. If the complexity of the PWB exceeds the standard qualification coupon in the specifications, a flight PWB shall be qualification tested and meet all the Group A and B requirements.

4.4 <u>Lot Verification</u>. For each design type and lot of multilayer PWBs, a flight PWB shall be microsectioned and meet Plated-Through-Hole (PTH) requirements. The sections shall include all PTH diameters and blind buried vias from various areas of the PWB. The PWB, from the panel whose coupons indicate the thinnest acceptable copper plating thickness, shall be microsectioned, and thermally stressed to demonstrate compliance with PTH requirements. If any PWB section fails, the lot shall be rejected.

- 5. REGISTERED PMP
- 5.1 Reliability Suspect Designs
 - a. Microvias
 - b. Blind vias plated blind (i.e. not made by sequential lamination)
 - c. Space systems are particularly vulnerable because of the severe environment and the impossibility of repairing fielded equipment. Lead-free tin platings/coatings and solders represent a significant reliability risk in space applications and shall not be used except as noted in section 4.

6. PROHIBITED MATERIALS LIST. Lead-free tin plating/coating in printed wiring boards (see general Section 4, Paragraph 4.3.3). Note if tin is used as a metal etch resist it shall be totally removed prior to the final finish application.




FIGURE 100-1 DELIVERABLE COUPON PLACEMENT

FLEX AND RIGID-FLEX PRINTED WIRING BOARDS

- 1. SCOPE. This section sets forth detailed requirements for flex printed wiring boards, including:
 - Type 1 Single Sided flexible printed wiring containing one conductive layer, with or without stiffeners
 - Type 2 Double Sided flexible printed wiring containing two conductive layers, with plated through holes with or without stiffeners
 - Type 3 Multilayer flexible printed wiring containing three or more conductive layers, with plated through holes with or without stiffeners
 - Type 4 Multilayer rigid and flexible material combinations containing three or more conductive layers with plated through holes
 - Type 5 Flexible or rigid–flex printed wiring containing two or more conductive layers, with out plated through holes

2. APPLICATION

2.1 <u>General Requirements.</u> Flex and rigid-flex printed wiring boards shall be designed in accordance with IPC 2221 Class 3 and IPC 2223 Class 3 and fabricated in accordance with MIL-P-50884, MIL-PRF-31032 /3 and /4, IPC 6013 Class 3 and this document. The contractor shall demonstrate that all the processes used to design, qualify, manufacture and test products are documented and meet all program requirements. In case of conflict, the provisions of this document shall apply.

2.1.1 <u>Qualifications.</u> The manufacturer shall be qualified/certified to MIL-P-50884, MIL-PRF-31032/3 and /4 or IPC 6013 Class 3. If the qualification to IPC 6013 is used, the contractor shall verify that the build documentation, in process controls, qualification testing and construction review will meet the program requirements.

2.1.2 Materials

- a. All materials on the delivered PWB shall meet the outgassing requirements specified in Section 4, Paragraph.
 4.1.9 of this document.
- b. Flex materials shall comply with IPC 4202/1, 4203/1 or /18 or 4204/1 or /11 (material shall be restricted to Kapton base materials, adhesiveless or acrylic adhesive systems).
- c. Rigid materials shall comply with Section 100.
- d. Solder mask shall comply with IPC-SM-840 class H.

2.1.3 Raw Material Storage

- a. Flex materials shall comply with supplier recommended procedures.
- Laminates shall be stored flat under temperature and humidity conditions specified by their supplier.
 Laminates shall be supported over their entire surface area to prevent bow and twist. The corners shall be protected to prevent any damage.

c. Prepreg material shall be stored in a protective area, containers, or packaging under temperature and humidity conditions specified by its supplier that minimizes its exposure to temperature, humidity and contamination (dust, hair, etc). Material that exceeds storage life for the storage conditions shall not be used. During handling and storage, adequate packing support shall be provided for both rolled and sheet material in order to prevent creasing, crazing, or wrinkling. Prepreg shall not be exposed to ultraviolet light during storage. If no shelf life is specified by the supplier, the maximum shelf life shall be 6 months when stored at a maximum temperature of 4.5°C (40°F) and 3 months when stored at a relative humidity between 30 and 50 percent and a maximum temperature of 21°C (70°F).

3. DESIGN AND CONSTRUCTION

3.1 <u>Flex Printed Wiring Boards</u>. Flex and rigid-flex printed wiring boards shall be designed in accordance with IPC 2221 Class 3 and IPC 2223 Class 3 and fabricated in accordance with MIL-P-50884, MIL-PRF-31032 /3 and /4, IPC 6013 Class 3 and this document. In case of conflict, the provisions of this document shall apply.

3.2 <u>All flex and rigid–flex PWBs shall meet the following requirements.</u> Ductility and Tensile Strength Elongation of as-plated copper shall be 18 percent minimum with a minimum tensile strength of 40 Kpsi. Testing shall be in accordance with IPC 650 Method 2.4.18.1. Samples shall be taken at minimum and maximum current plating densities. Sampling frequency shall be done at a statistically valid frequency to assure that the material properties are under statistical process control. Testing frequency shall not be less than once a month under any circumstance.

a. Process-control Coupons

As many process-control coupons as necessary to control the manufacturing processes shall be utilized for each panel. The number of in-process coupons is at the manufacturer's option. These process-control coupons shall be included in the shipment of the deliverable boards only if requested on the purchase order. The process control coupons shall be identified and retained by the manufacturer or contractor for the length of the contract.

b. Solder Plate Verification

Each board that is to be fused shall have a solder-plate coupon. Solder plate coupons shall be removed from the panel before fusing to verify solder thickness. Solder-plate coupons shall be included in the shipment of the deliverable parent boards. Alternate measuring techniques such as x –ray fluorescence maybe used provided the measurements are documented and retrievable within 72 hours of request.

c. Deliverable Coupons

Double sided flex with plated through holes and multilayer flex and rigid-flex printed wiring boards shall be produced with two deliverable A or B coupons per board. For small board sizes, two deliverable coupons per 150 square centimeters (24 square inches) of panel area shall be produced. Coupons suitable to monitor the processes involved shall be located on the panel in positions across the diagonal of each board. A single coupon located at the center area common to the inside corners of adjoining boards on a panel may be used as one of the required coupons for each of the adjoining boards. For example, for four large boards on a panel, a coupon at each of the four outside corners and a common coupon at the center, for a total of five coupons, are all that are required (See Figure 100-1 for preferred panel lay-ups). These deliverable coupons are in addition to the process-control coupons required for each panel. All coupons shall be completely processed at the same time as the deliverable boards. These coupons may be used for conformance testing.

d. Marking

Each individual board and each set of quality conformance test circuit strips (as opposed to each individual coupon) shall be marked in accordance with the master drawing and MIL-STD-130 with the date code (as specified below), the traceability serial number, the part number, and the manufacturers CAGE code. Coupon marking shall be the same as board marking and all deliverable coupons shall be individually serialized. The date code shall be formatted as follows:

Year Day of year (from 1 January)

05 001

e. This date shall reflect the date of final copper plating. If no copper plating is done, it shall reflect the lamination date.

f. Traceability

The board manufacturer shall establish and maintain forward and backward traceability for all boards. This traceability shall reflect the exact disposition of each board. Boards, which are rejected, shall also be included in the traceability documentation and the reason for rejection shall be identified. Each quality conformance test circuitry shall be identifiable with those corresponding production boards produced on the same panel. All separated individual coupons shall have their traceability maintained back to the quality conformance test circuitry. Traceability shall include board and coupon positions on the panel.

g. Storage and Retrievability

All deliverable coupons shall be stored and shall be retrievable within 72 hours of request for the life of the contract.

h. Surface Mount Lands

Once a month, using the N coupons per IPC 2221, a minimum of three surface mount lands of each size shall be tested in accordance with IPC-TM-650 method 2.4.21, Method C with the following exceptions: the diameter of the wire shall not exceed the width of the pad and the calculation step shall use the area of the rectangular pad. The land shall withstand a minimum of 500 psi of vertical pull 90 degrees to the board surface (tension) after completion of five cycles of soldering and four cycles of desoldering.

i. Tin-lead Plating

Tin-lead plating thickness shall be 0.0003 inch as a minimum before fusing. There shall be no solder plate on any surface, which is to be laminated to an insulator, metal frame, heatsink, or stiffener. For final finishes lead-free tin plating, including immersion tin, is prohibited.

j. Fusing

After solder plating and other processes, unless otherwise specified on the master (source control) drawing, the printed wiring board shall be fused. Only one fusing operation is permitted. The fuse time and temperature shall be recorded. After fusing, the solder coating shall be homogeneous and completely cover the conductors with no pitting, no pinholes, or non-wet areas. Sidewalls of conductors need not be solder coated. Touch-up is permitted but is limited to no more than 5% of lands or pads.

k. Hot Air Leveling

The PWBs shall only be hot air leveled once. The solder coating shall be homogeneous and completely cover the conductors with no pitting, no pinholes, or non-wet areas. Sidewalls of conductors need not be solder coated. Touch-up is permitted but is limited to no more than 5% of lands or pads.

I. Repair

Repairs are not permitted

m. Drill Bit Limit

The board manufacturer shall have a process to define, verify, and maintain a matrix, which identifies the optimum number of drill hits allowed for specific types of materials, number of layers, and hole diameter.

n. Drill Changes

All drill bit changes shall be documented and recorded. The record may be in the form of a drill tape or any digital storage medium.

3.3 <u>Multiple layer flex and rigid-flex boards with plated-through-holes.</u> In addition to the requirements above, multiple layer boards shall meet the following requirements:

a. Construction

Only adhesiveless construction shall be used on multilayer rigid-flex boards.

b. Nonfunctional Lands (Internal Layers)

Nonfunctional lands shall be included on internal layers of multilayer boards whenever clearance requirements permit.

c. Copper Plating Thickness

The minimum plating thickness in plated through holes shall be 0.0012 inch. Any copper thickness less than 0.001 inch shall be considered a void. Blind and buried vias more than three layers shall also comply with this requirement. This requirement does not apply to microvias.

d. Etchback

Etchback or equivalent processes shall be used to ensure complete resin smear removal from the holes of

multilayer boards prior to plating. When etchback is used, the limits shall be between 0.0002 inch minimum and 0.002 inch maximum.

e. Copper Preparation

The surface of the copper on all rigid (IPC 4101) materials inner layers shall be treated or primed prior to lamination to increase the laminate bonding. A copper oxidation technique is an acceptable treatment prior to lamination.

f. Cracks

No cracks in the copper foil or plate are permitted.

g. Power or Ground Plane Distribution

Multilayer printed wiring boards shall be configured so as to equalize the distribution of conductive areas in a layer and the distribution of conductive areas among layers. Ground planes shall be balanced around the mid point to maintain PWB flatness

- h. Prior to lamination all inner layers shall be 100% inspected for continuity and shorts, correct line width and spacing
- i. Stacking

Stacking is not permitted for multilayered boards.

j. Stress Relief

On rigid-flex boards the egress of the flex from the rigid area shall be stress relieved with an elastomeric materials.

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4, the requirements MIL-P-50884, MIL-PRF-31032 /3 and /4, IPC 6013 Class 3 and the following:

4.1 <u>In-process Controls.</u> In-process controls shall be monitored to assure that the manufacturing process is in a state of statistical control for the requirements specified.

a. Elongation and tensile strength of as-plated copper shall be tested at least once a month. An alternate method is to statistically monitor the copper plating bath to maintain the level of bath organic compound composition within defined limits that shall directly correlate to assure requirements are met.

4.2 Lot Conformance Tests. Lot conformance tests shall be in accordance with the general requirements of Section 4 and the requirements of MIL-P-50884, MIL-PRF-31032 /3 and /4, IPC 6013 Class 3 and the following:

- a. A minimum of one as received and one thermal stress coupon per PWB shall be microsectioned and inspected. Coupons between PWBs may be used to represent contiguous PWBs.
- b. Electrical continuity and isolation testing on 100 % is required on all PWBS except Type 1 and shall be performed in accordance with the requirements of Section 4 and the requirements of MIL-P-50884, MIL-PRF-31032 /3 and /4, IPC 2221Class 3 and IPC 2223 Class 3 and IPC 6013 Class 3.
- c. Microsections shall be reviewed for inner layer separation before and after microetching.

4.3 <u>Qualification Tests.</u> The manufacturer shall be certified as a qualified manufacturer in accordance with the requirements of MIL-P-50884, MIL-PRF-31032 /3 and /4 or IPC 6013 Class 3. If the complexity of the PWB exceeds the standard qualification coupon in the specifications, a flight PWB shall be qualification tested and meet all the Groups A and B requirements.

4.4 <u>Lot Verification</u>. For each design type and lot of multilayer PWBs, a flight PWB shall be sectioned and meet PTH requirements. The sections shall include all PTH diameters and blind buried vias from various areas of the PWB. The PWB, from the panel whose coupons indicate the thinnest acceptable copper plating thickness, shall be microsectioned, and thermally stressed to demonstrate compliance with Plated Through Hole requirements. If any PWB section fails, the lot shall be rejected.

- 5. REGISTERED PMP
- 5.1 Reliability Suspect Designs

- a. Rigid-flex wiring board with adhesive construction.
- b. Microvias
- c. Blind vias plated blind (i.e. not made by sequential lamination)
- d. Space systems are particularly vulnerable because of the severe environment and the impossibility of repairing fielded equipment. Lead-free tin platings/coatings and solders represent a significant reliability risk in space applications and shall not be used except as noted in section 4.
- 6. PROHIBITED MATERIALS LIST
 - a. Lead-free tin plating/coating in printed wiring boards (see general Section 4, Paragraph 4.3.3). Note if tin is used as a metal etch resist it shall be totally removed prior to the final finish application.

RF (MICROWAVE) BOARDS, PRINTED WIRING

1. SCOPE. This section sets forth detailed requirements for RF (Microwave) printed wiring boards, including:

- Type 1 Single Sided
- Type 2 Double Sided
- Type 3 Homogenous Multilayer Construction
- Type 4 Mixed Dielectric Materials
- Type 5 Homogenous Multilayer Board with Blind and/or Buried Vias
- Type 6 Mixed Dielectric Multilayer Board with Blind and/or Buried Vias
- Type 7 Metal Core /Backed Boards

2. APPLICATION

2.1 <u>General Requirements.</u> Printed wiring boards shall be designed in accordance with IPC 2221 Class 3 and IPC 2252 Class 3, and fabricated in accordance with IPC 6018 Class 3, MIL-PRF-31032 (custom), MIL-PRF-55110 (Type 1and 2) and this document. The contractor shall demonstrate that all the materials and processes used to design, qualify, manufacture and test products are documented and meet all program requirements. In case of conflict, the provisions of this document shall apply.

2.2 <u>Qualifications</u>. The manufacturer shall be qualified/certified to MIL-PRF-31032 (custom), MIL-PRF-55110 (Type 1and 2) or IPC 6018 Class 3. The qualification/certification shall be for the qualified material only. If the supplier is only certified to IPC 6018, the contractor shall verify that the build documentation, in process controls, qualification testing and construction review meet the program requirements.

2.3 Materials

- a. All materials on the delivered PWBs shall meet the outgassing requirements specified in Section 4, Paragraph. 4.1.9
- b. Prepregs and laminates shall comply with the IPC 4101, IPC 4103 or IPC 4203. In case of conflict, the provisions of this document shall apply.
- c. Permanent solder mask shall comply with IPC-SM-840 Class H. In addition, solder mask shall meet the outgassing requirements specified in Section 4, Paragraph. 4.1.9 of this document. In case of conflict, the provisions of this document shall apply.

2.4 Raw Materials Storage

d. Laminates shall be stored flat under temperature and humidity conditions specified by their supplier. Laminates shall be supported over their entire surface area to prevent bow and twist. The corners shall be protected to prevent any damage.

- e. Prepreg material shall be stored in a protective area, containers, or packaging under temperature and humidity conditions specified by its supplier that minimizes its exposure to temperature, humidity and contamination (dust, hair, etc). Material that exceeds shelf life for the temperature and humidity storage conditions shall not be used. During handling and storage, adequate packing support shall be provided for both rolled and sheet material in order to prevent creasing, crazing, or wrinkling. Prepreg shall not be exposed to ultraviolet light during storage. If no storage life is specified by the supplier, the maximum shelf life shall be 6 months when stored at a maximum temperature of 4.5°C (40°F) or 3 months when stored at a relative humidity between 30 and 50 percent and a maximum temperature of 21°C (70°F).
- f. Bonding Films shall be stored in a protective area, containers, or packaging under temperature and humidity conditions specified by its supplier which minimizes its exposure to temperature, humidity and contamination (dust, hair, etc). Material that exceeds shelf life for the temperature and humidity storage conditions shall not be used. During handling and storage, adequate packing support shall be provided for both rolled and sheet material in order to prevent creasing, crazing, or wrinkling. Shelf life shall be as specified by the supplier.

3. DESIGN AND CONSTRUCTION

3.1 <u>Printed Wiring Boards.</u> All printed wiring boards shall be designed in accordance with IPC 2221 Class 3 and IPC-2252 Class 3 and fabricated in accordance with MIL-PRF-31032 (custom), MIL-PRF-55110 (Type 1 and 2) or IPC 6018 Class 3, and the following:

a. Nonfunctional Lands (Internal Layers)

Nonfunctional lands shall be included on internal layers of multilayer boards whenever clearance requirements or performance requirements permit.

b. Surface Mount Lands

Once a month using the N coupons per IPC 2221 a minimum of three surface mount lands of each size shall be tested in accordance with IPC-TM-650 method 2.4.21, Method C with following exceptions: The diameter of the wire shall not exceed the width of the pad and The calculation step shall use the area of the rectangular pad. The land shall withstand a minimum of 500 psi of vertical pull 90 degrees to the board surface (tension) after completion of five cycles of soldering and four cycles of desoldering.

c. Etchback

Etchback shall be used to ensure resin smear is completely removed from the holes of multilayer boards prior to plating. When etchback is used, the limits shall be between 0.0002 inch minimum and 0.002 inch maximum for non-PTFE material. For PTFE material the etchback shall be between no negative etchback and positive etchback of 0.002 inch.

d. Drill Bit Limit

The board manufacturer shall have a process to define, verify, and maintain a matrix, which identifies the optimum number of drill hits allowed for specific types of materials, number of layers, and hole diameter.

e. Drill Changes

All drill bit changes shall be documented and recorded. The record may be in the form of a drill tape or any digital storage medium.

f. Stacking

Stacking is not permitted for multilayered or double sided boards.

g. Tin-lead Plating

Tin-lead plating thickness shall be 0.0003 inch as a minimum before fusing. There shall be no solder plate on any surface that is to be laminated to an insulator, metal frame, heatsink, or stiffener. For final finishes lead-free tin plating including immersion tin is prohibited.

h. Fusing

After solder plating and other processes unless otherwise specified on the master (source control) drawing the printed wiring board shall be fused. Only one fusing operation is permitted. The fuse time and temperature shall be recorded. After fusing, the solder coating shall be homogeneous and completely cover the conductors with no pitting, no pinholes, or non-wet areas. Sidewalls of conductors need not be solder coated. Touch-up is permitted but is limited to no more than 5% of lands or pads.

i. Ductility and Tensile Strength

Elongation of as-plated copper shall be 18 percent minimum with a minimum tensile strength of 40 Kpsi. Testing shall be in accordance with IPC 650 Method 2.4.18.1. Samples shall be taken at minimum and maximum current plating densities. Sampling frequency shall be done at a statistically valid frequency to assure that the material properties are under statistical process control. Testing frequency shall not be less than once a month under any circumstance.

j. Process-Control Coupons

As many process-control coupons as necessary to ensure that the manufacturing processes are under statistical process control shall be required for each panel. The number of in-process coupons will be determined by statistical process control sampling requirements. Process-control coupons shall be included in the shipment of the deliverable boards only if requested on the purchase order. Process control coupons shall be identified and retained by the manufacturer or contractor under controlled storage conditions for the length of the contract.

k. h. Solder Plate Verification

Each board that is to be fused shall have a solder-plate coupon. Solder plate coupons shall be removed from the panel before fusing to verify solder thickness. Solder-plate coupons shall be included in the shipment of the deliverable parent boards. Alternate measuring techniques such as x –ray fluorescence maybe used provided the measurements are documented and retrievable within 72 hours of request.

I. Deliverable Coupons

Double-sided and multilayer printed wiring boards shall be produced with two deliverable A or B coupons per board. For small board sizes, two deliverable coupons per 150 square centimeters (24 square inches) of panel area shall be produced. Coupons suitable to monitor the processes involved shall be located on the panel in positions across the diagonal of each board. A single coupon located at the center area common to the inside corners of adjoining boards on a panel may be used as one of the required coupons for each of the adjoining boards. For example, for four large boards on a panel, a coupon at each of the four outside corners and a common coupon at the center, for a total of five coupons, are all that are required (See Figure 100-1 for preferred panel lay-ups). These deliverable coupons are in addition to the process-control coupons required for each panel. All coupons shall be completely processed at the same time as the deliverable boards. These coupons may be used for conformance testing.

m. Marking

Each individual board and each set of quality conformance test circuit strips (as opposed to each individual coupon) shall be marked in accordance with the master drawing and MIL-STD-130 with the date code (as specified below), the traceability serial number, the part number, and the manufacturer's CAGE code. Coupon marking shall be the same as board marking and all deliverable coupons shall be individually serialized. The date code shall be formatted as follows:

Year Day of year (from 1 January) 05 001

This date shall reflect the date of final copper plating.

n. Traceability

The board manufacturer shall establish and maintain forward and backward traceability for all boards. This traceability shall reflect the exact disposition of each board. Boards that are rejected shall also be included in the traceability records and the reason for rejection shall be recorded. Each quality conformance test circuitry shall be traceable to the production boards produced on the same panel. All separated individual coupons shall have their traceability maintained back to the quality conformance test circuitry. Traceability records shall include board and coupon positions on the panel.

o. Storage and Retrievability

All deliverable coupons shall be stored and shall be retrievable within 72 hours of request for the life of the contract.

p. Copper Plating Thickness

The minimum plating thickness in plated through holes shall be 0.0012 inch. Any copper thickness less than 0.001 inch shall be considered a void. Blind and buried vias connecting across more than three layers shall also comply with this requirement. This requirement does not apply to microvias.

q. Hot Air Leveling

PWBs shall only be hot air leveled once. The solder coating shall be homogeneous and completely cover the conductors with no pitting, no pinholes, or non-wet areas. Sidewalls of conductors need not be solder coated. Touch-up is permitted but is limited to no more than 5% of lands or pads.

r. Repair

Repair is not allowed.

s. Cracks

No foil cracks are permitted.

t. Exposed Fibers Damage to the PWB surface that exposes fibers is not permitted.

3.2 Multilayer Printed Wiring Boards

- Lamination Preparation
 The surfaces of the copper on all inner layers using epoxy or polyimide materials to be laminated shall be treated or primed prior to lamination to improve the laminate bonding.
- b. Distribution of Ground or Power Planes

Multilayer printed wiring boards shall be configured so as to equalize the distribution of conductive areas in a layer and the distribution of conductive areas among layers. Ground and power planes shall be balanced around the mid point to maintain PWB flatness.

c. Inner layer Inspection

Prior to lamination all inner layers shall be 100% inspected for continuity and shorts, correct line width and spacing.

3.3 <u>Metal Core Boards.</u> Metal core boards shall use core material in accordance with ANSI/IPC-CF-152 and this document. When metal core boards are used, the lateral dielectric spacing between the metal core and adjacent conducting surfaces shall pass the dielectric withstanding voltage test in accordance with IPC-TM-650, Method 2.5.7 except that the minimum voltage shall be 750 volts D.C. There shall be no flashover, arcing, breakdown, or leakage exceeding one microampere.

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the requirements of Section 4, the requirements of MIL-PRF-31032 (custom), MIL-PRF-55110 (Type 1and 2) or IPC 6018 Class 3 and the following:

4.1 <u>In-process Controls</u>. In-process controls shall be monitored to assure that the manufacturing process is in a state of statistical control for all the requirements specified.

- a. Elongation and tensile strength of as-plated copper shall be tested at least once a month. An alternate method is to statistically monitor the copper plating bath to maintain the level of bath organic compound composition within defined limits that shall directly correlate to assure requirements are met.
- b. Prior to lamination all inner layers shall be 100% inspected for continuity and shorts, correct line width and spacing.

4.2 Lot Conformance Tests. Lot conformance tests shall be in accordance with the general requirements of Section 4 and the requirements of MIL-PRF-31032 (custom), MIL-PRF-55110 (Type 1 and 2) or IPC 6018 Class 3, and the following:

a. A minimum of one as received and one thermal stress coupon per PWB shall be microsectioned and inspected. Coupons between PWBs may be used to represent contiguous PWBs. These coupons as well as all unsectioned coupons shall be delivered with the PWBs.

- b. Electrical continuity and isolation testing is required on all PWBS except Type 1 and shall be performed in accordance with the requirements of Section 4 and the requirements of MIL-PRF-31032 (custom), MIL-PRF-55110 (Type 1and 2) or IPC 6018 Class 3.
- c. Microsections shall be reviewed for inner layer separation before and after microetching.

4.3 <u>Qualification Tests</u>. The manufacturer shall be certified as a qualified manufacturer in accordance with the requirements of MIL-PRF-31032 (custom), MIL-PRF-55110 (Type 1and 2) or IPC 6018 Class 3. If the complexity of the PWB exceeds the standard qualification coupon in the specifications, a flight PWB shall be qualification tested and meet all the Group A and B requirements.

4.4 <u>Lot Verification</u>. For each design type and lot of multilayer PWBs, a flight PWB shall be sectioned and meet Plated-Through-Hole (PTH) requirements. The sections shall include all PTH diameters and blind buried vias from various areas of the PWB. The PWB, from the panel whose coupons indicate the thinnest acceptable copper plating thickness shall be microsectioned, and thermally stressed to demonstrate compliance with PTH requirements. If any PWB section fails, the lot shall be rejected.

5. REGISTERED PMP

5.1 Reliability Suspect Designs

- a. Microvias
- b. Blind vias plated blind (i.e. not made by sequential lamination)
- c. Space systems are particularly vulnerable because of the severe environment and the impossibility of repairing fielded equipment. Lead-free tin platings/coatings and solders represent a significant reliability risk in space applications and shall not be used except as noted in Section 4.

6. PROHIBITED MATERIALS LIST. Lead-free tin plating/coating in printed wiring boards (see general Section 4, Paragraph 4.3.3). Note if tin is used as a metal etch resist it shall be totally removed prior to the final finish application.

CAPACITORS, GENERAL

1. SCOPE. This section sets forth the requirements for capacitors used in space applications. Table 200-1 lists, by dielectric type, the capacitor styles and indicates the applicable section in this document where additional detailed requirements are set forth. All capacitors selected for the system application shall meet the requirements specified herein, unless otherwise approved by the program. Alternate approaches to meeting particular requirements shall be proven equivalent or more stringent than specified herein.

| Section | Dielectric Material | Reference Military Specification | Style |
|---------|--|----------------------------------|--------------|
| 210 | Ceramic | MIL-PRF-123 | 1/ |
| 215 | Ceramic, High Voltage | MIL-PRF-49467 | HVR |
| 216 | Ceramic, Stacked | MIL-PRF-49470 (T-Level) | SM |
| 230 | Metallized Film | MIL-PRF-83421 | CRH |
| 232 | Metallized Film (Low-Energy Applications) | MIL-PRF-87217 | CHS |
| 240 | Glass | MIL-PRF-23269 | CYR |
| 250 | Mica | MIL-PRF-87164 | CMS |
| 260 | Tantalum Foil | MIL-PRF-39006 | CLR |
| 270 | Solid Tantalum (Low Impedance Applications) | MIL-PRF-39003/10 | CSS |
| 275 | Solid Tantalum Chip | MIL-PRF-55365 | CWR |
| 280 | Wet Tantalum-Tantalum Case | MIL-PRF-39006/22 & /25 | CLR79, CLR81 |
| | | MIL-PRF-39006/30 & /31 | CLR90, CLR91 |

TABLE 200-1. CAPACITOR STYLES INCLUDED IN SECTION 200

1/ Includes all multilayer and single layer styles.

2. APPLICATION. Use of capacitors shall be in accordance with MIL-HDBK-198 and the requirements contained in the detailed requirements sections of this document for each capacitor type. For additional tantalum capacitor information, see NASA TM X-64755.

2.1 <u>Derating.</u> The longevity, and hence the reliability, of a capacitor is improved by operating below its rated temperature limit and below its rated voltage, both AC and DC. Transient and ripple voltage shall be considered to prevent dielectric breakdown and excessive self-heat. Capacitors for AC applications require proper heat sinking to prevent excessive temperature rises, because, in most cases, the capacitor dissipation factor (DF) and leakage current increase with temperature. The use of derating curves found in each section is described in paragraph 4.1.1 in Section 4. When capacitors are used in an AC application, the total of the peak AC voltage plus DC bias voltage shall not exceed the derating requirements specified.

Section 200 CAPACITORS, GENERAL

2.2 <u>DC Capacitors.</u> Do not subject DC capacitors to AC applications or to high ripple current applications without checking to ensure satisfactory part operation in the particular environment of concern.

3. DESIGN AND CONSTRUCTION. See the detailed requirements section for each capacitor type.

4. QUALITY ASSURANCE. The quality assurance section contains the required verification and validation during the procurement process, screening tests, lot conformance tests, and qualification tests for each capacitor type. Alternate approaches to meeting particular requirements shall be proven equivalent or more stringent than those specified herein.

4.1 <u>Production Lot.</u> Unless otherwise specified, a production lot for capacitors shall consist of all the capacitors of a single capacitance and voltage rating of one design, from the same dielectric material batch with other raw materials coming from one lot number, and processed as a single lot through all manufacturing steps, to the same baseline, and identified with the same date and code designation. The lot may contain all capacitance tolerances for the nominal capacitance value.

4.2 <u>Solder Dip/Retinning</u>. When solder dip/retinning is performed, the subsequent 100% testing, as specified in the applicable military specification, shall be performed.

- 5. REGISTERED PMP
- 5.1 <u>Reliability Suspect Parts.</u> See the detailed requirements section for each capacitor type not specified below.
 - a. Wet tantalum electrolytic capacitors in metal-clad cases
 - b. Paper
 - c. Paper/plastic
 - d. Metallized paper in molded cases
 - e. Variable capacitors
 - f. CKR06 capacitors, ceramic dielectric, 1.0 μ F/50V (Note: CKS06 1.0 μ F/50V capacitors are available and should be used instead.)
- 6. PROHIBITED PARTS LIST. The following parts, part styles, and part types shall not be used.
 - a. CLR65 (MIL-PRF-39006/9) and CLR69 (MIL-PRF-39006/21) silver-cased wet tantalum slug capacitors
 - b. Mica capacitors except MIL-PRF-87164 and reconstituted mica parts
 - c. Glass capacitor styles, CYR 41, 42, 43, 51, 52, 53
 - d. Aluminum electrolytic capacitors
 - e. Single-sealed CLR-style (MIL-PRF-39006) capacitors identified by their corresponding compression seal dash numbers
 - f. Capacitors using prohibited materials in their construction (see Section 4, Paragraph 4.3.3)

CERAMIC CAPACITORS

(MIL-PRF-123)

1. SCOPE. This section sets forth detailed requirements for fixed ceramic capacitors (all multilayer and single layer styles).

2. APPLICATION

2.1 <u>Derating</u>. The voltage-derating factor for these capacitors shall be as follows:

| ES _{NOM} | 0.50 to +85 °C, decreasing to 0.30 at +125 °C | | | |
|-------------------------------|---|---|--|--|
| ES _{wc} | 0.70 to +85 °C, decreasing to 0.50 at +125 °C | | | |
| 2.2 End-of-life Design Limits | | | | |
| | General Purpose BX (X7R) | Temperature Compensated BP (NPO) | | |
| Capacitance: | ± 21 percent | \pm 1.25 percent or \pm 0.75 pF, whichever is greater, or | | |
| | | ± 1.25 percent for ultra low values | | |
| Insulation Resistance | 50 percent of: initial limit | 50 percent of initial limit | | |

2.3 Mounting

2.3.1 <u>Piezoelectric Concerns.</u> Where avoidance of a significant piezoelectric output is critical to circuit performance, BP-type dielectric product shall be used in place of BX-type dielectric product. Piezoelectric output can also be minimized by mounting chips on their side or by using chips with a reduced length to width ratio.

2.3.2 <u>Conductor Contact.</u> In order to minimize part cracking, do not allow the capacitor termination to directly contact or come within 0.001 inch of the conductor pads on the substrate, i.e., solder/conductive adhesive fillet should provide a minimum 0.001 inch distance between capacitor termination and substrate/board metallization.

2.3.3 <u>Capacitor Cracking.</u> Ceramic capacitors are easily cracked when exposed to thermal or mechanical stresses. Extreme care shall be taken to avoid thermal shock when tinning or soldering terminations and leads or when mounting the capacitor on a substrate. When equipment containing ceramic capacitors is to be subjected to a range of temperature, the stresses resulting from a mismatch of coefficients of thermal expansion of all elements involved shall be accommodated.

3. DESIGN AND CONSTRUCTION. Design and construction shall be in accordance with the requirements of MIL-PRF-123.

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

Section 210 CERAMIC CAPACITORS (CKS)

4.1 <u>In-process Controls.</u> In-process controls shall be in accordance with the requirements of MIL-PRF-123, except for single layer capacitors.

4.2 Group A Requirements. Group A requirements shall be in accordance with the requirements of MIL-PRF-123.

4.3 Supplier DPA. Supplier DPA shall be in accordance with MIL-PRF-123.

4.4 <u>Group B Tests.</u> Group B tests shall be in accordance with the requirements of MIL-PRF-123. All Group B tests shall be done on a production lot by production lot basis.

4.5 <u>Qualification Tests</u>. Qualification testing shall be in accordance with the requirements of MIL-PRF-123.

4.6 <u>Sample and Data Retention</u>. Sample and data retention for all manufacturing lots shall be in accordance with the requirements of MIL-PRF-123.

4.7 <u>Incoming Inspection DPA</u>. Incoming Inspection DPA shall be in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

5. REGISTERED PMP

5.1 Reliability Suspect Parts

- a. CKR06, 50 Volt rating, C > 0.47 microfarad (Note: CKS06 style capacitors >0.47 µF are available and acceptable.)
- b. Dielectric thicknesses < 0.0008" (20.3 microns)
- c. Large aspect (length/width) ratio >2:1
- d. Variable devices

6. PROHIBITED PARTS LIST. Parts with pure tin, or >97% tin, coated leads/terminations (see Section 4, Paragraph 4.3.3)

CERAMIC CAPACITORS, HIGH VOLTAGE (HVR)

(MIL-PRF-49467)

1. SCOPE. This section sets forth the detailed requirements for high voltage encapsulated multilayer ceramic chip capacitors (HVR styles) up to 10,000 volts.

2. APPLICATION

2.1 Derating. Same as paragraph 2.1 of Section 210.

2.2 End-of-Life Design Limits

| | General Purpose BR or BZ | Temperature Compensated BP |
|------------------------|-----------------------------|--|
| Capacitance: | ±21 percent | \pm 1.25 percent, or \pm 0.75 pF, whichever is greater, or |
| | | ± 1.25 percent for ultra low values |
| Insulation Resistance: | 85 percent of initial limit | 85 percent of initial limit |

2.3 <u>Mounting.</u> Additional encapsulation is necessary in applications where the possibility of arcing between the leads of the capacitor, or the capacitor to another potential, could occur. Heat sinks on each lead and adequate preheating are required when these capacitors are installed or removed from circuits by soldering.

2.4 Piezoelectric Concerns. Same as paragraph 2.3.1 of Section 210.

2.5 <u>Capacitor Cracking.</u> Same as paragraph 2.3.3 of Section 210.

3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements</u>. Design and construction shall be in accordance with the requirements of MIL-PRF-49467 and the requirements of this document.

3.2 <u>Production Lot.</u> A production lot shall be as defined in MIL-PRF-123.

3.3 Lead Attachment. Leads shall be attached to the ceramic chip body using high temperature solder with a minimum plastic point of 260°C.

3.4 <u>Encapsulation</u>. Encapsulation type shall be carefully considered by the user regarding specific environmental requirements and the ceramic chip physical size. Conformally coated parts using the dip or fluidized bed process provide an adhesive bond to the ceramic body. However, severe thermal shock or temperature cycling may cause cracking due to thermal coefficient difference. True molded cases are prone to voids between the ceramic and the coating because there is no adhesive bond between the encapsulant and the ceramic. This condition may lead to corona failure on the surface of the ceramic. An epoxy cup with the capacitor back filled with a resilient material may be subject to internal solder joint damage during vibration.

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 In-process Controls. In-process inspection shall be in accordance with the requirements of MIL-PRF-123.

Section 215 CERAMIC CAPACITORS, HIGH VOLTAGE (HVR)

4.2 <u>Group A Requirements.</u> Group A Requirements shall be in accordance with the tests in MIL-PRF-49467 and Table 215-1. The total percent defective allowable for all the electrical tests of Subgroup 1 shall not exceed 5%. In addition, the reduced PDA specified in MIL-PRF-123 during the last 50 hours of voltage conditioning shall apply.

4.3 <u>Group B Tests</u>. Group B tests shall be in accordance with the tests in MIL-PRF-49467 and Table 215-2. All Group B tests shall be done on a production lot by production lot basis.

4.4 Qualification Tests. Qualification testing shall be in accordance with MIL-PRF-49467.

4.5 <u>Sample and Data Retention</u>. Sample and data retention for all manufacturing lots shall be in accordance with the requirements of MIL-PRF-123.

4.6 <u>Incoming Inspection DPA</u>. Incoming inspection DPA shall be in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

- 5. REGISTERED PMP
- 5.1 Reliability Suspect Parts
 - a. Large Aspect Ratio Product The length-to-width aspect ratio for these thicker ceramic capacitors should not exceed 1.8 to 1.
 - b. Thin Dielectric Product The maximum stress allowed between plates shall not exceed 120 volts/mil for BX dielectric or 200 volts/mil for BP dielectric.
- 6. PROHIBITED PARTS LIST. Parts with pure tin, or >97% tin, coated leads/terminations.

| MIL-PRF-49467 | Modifications to the Methods, Requirements and Criteria of MIL-PRF- 49467 |
|--|--|
| Subgroup 1 Thermal Shock Voltage Conditioning 2/ | a. 25 cycles a. 168 hours minimum |
| Subgroup 4 I/ Solderability | |

TABLE 215-1 MODIFICATIONS TO GROUP A OF MIL-PRF-49467

1/ Sample size shall be in accordance with MIL-PRF-49467.

2/ Reduced PDA during the last 50 hours of testing, as specified in MIL-PRF-123, shall apply. Overall PDA for electrical tests in Subgroup 1 shall not exceed 5%.

Section 215 CERAMIC CAPACITORS, HIGH VOLTAGE (HVR)

| MIL-PRF-49467 | Additions and Modifications to the Methods, Requirements and Criteria of MIL-PRF-49467 |
|------------------------------|--|
| Subgroup 1 | |
| Thermal Shock | a. 100 cycles |
| | b. Sample size and accept/reject criteria shall be per MIL-PRF-123 |
| Life Test | a. 1,000 hours |
| | b. Sample size and accept/reject criteria shall be per MIL-PRF-123 |
| Subgroup 2 /1 | 10 pieces, use the same samples for all tests, reject on 1 |
| Voltage-temperature Limits | |
| Resistance to Soldering Heat | |
| Moisture Resistance | |
| Resistance to Solvents | |
| Terminal Strength | |

TABLE 215-2 ADDITIONS AND MODIFICATIONS TO GROUP B OF MIL-PRF-49467

1/ Tests in MIL-PRF-49467 Group B inspection need not be repeated if already done on the lot.

STACKED CERAMIC CAPACITORS (SM)

(MIL-PRF-49470, T-LEVEL)

1. SCOPE. This section sets forth detailed requirements for T-level fixed stacked ceramic capacitors (SM styles).

2. APPLICATION

2.1 Derating. The voltage-derating factor for these capacitors shall be as follows:

| ES _{NOM} | = | 0.50 to +85°C, | decreasing to 0.30 at +125°C |
|-------------------|---|----------------|------------------------------|
|-------------------|---|----------------|------------------------------|

 ES_{WC} = 0.70 to +85°C, decreasing to 0.50 at +125°C

2.2 End-of-life Design Limits

| | General Purpose BX (X7R) | Temperature Compensated BP (NPO) | |
|------------------------|-----------------------------|---|--|
| Capacitance: | ± 21 percent | \pm 1.25 percent or \pm 0.75 pF, whichever is greater | |
| Insulation Resistance: | 50 percent of initial limit | 50 percent of initial limit | |

2.3 <u>Mounting.</u> Same as in paragraph 2.3 of Section 210. Furthermore, these capacitors are physically large and heavy, and generally require additional staking during assembly to PWBs so their leads do not break, and the capacitors do not fly off the boards during shock or vibration. Care must be taken to ensure that the staking compound used (if any) on these capacitors is compatible with the CTE of the ceramic dielectric to prevent cracking of the parts during thermal exposures. Potted assemblies are recommended for high vibration applications, since the parts can be "dead-bugged" and epoxied to the board. Other configurations of encapsualated stacked capacitors have built-in flanges with screw holes to also allow for direct tie-downs to the board. If "strapping" the capacitor to the board is the chosen method of staking unencapsulated stacks, care should be taken not to chip the ceramic or apply undue pressure that can cause the ceramic to crack.

Reflow soldering shall guarantee adequate preheating of a large mass of ceramic and shall adhere to the manufacturer's recommended temperature ramp-up and cool-down rates in order to prevent inducing cracks to the capacitor. Hand-soldering stacked capacitors is not the preferred method for attaching these parts to boards or substrates. However, if hand soldering cannot be avoided, such as during rework, preheating of the stacks is mandatory prior to any soldering, in order to prevent thermally shocking the parts. Temperature rise during preheating must not exceed 4°C/second. The preheat temperature shall be within 50°C of the peak temperature reached by the ceramic bodies (adjacent to the leads) during the soldering process.

2.4 Handling

- a. Leads of stacked capacitors shall not be dipped into a solder pot (to pre-tin, for example) without first properly preheating the stacks.
- b. Solder joints shall not be touched with a soldering iron. If touch up is necessary, follow preheating and hand soldering recommendations above.
- c. Do not deform leads or use excessive force to install parts. All lead cutting and forming operations shall be thoroughly proven before adoption.
- d. Stacked capacitors should be individually packaged and should remain individually packaged until usage.
- 3. DESIGN AND CONSTRUCTION

Section 216 CERMIC CAPACITORS, STACKED (SM)

3.1 <u>Requirements.</u> Design and construction shall be in accordance with the T-level requirements of MIL-PRF-49470.

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 <u>In-process Controls.</u> In-process controls shall be in accordance with the T-level requirements of MIL-PRF-49470.

4.2 <u>Group A Requirements</u>. Group A requirements shall be in accordance with the T-level requirements of MIL-PRF-49470.

4.2.1 Supplier DPA. Supplier DPA shall be in accordance with the T-level requirements of MIL-PRF-49470.

4.3 <u>Group B Tests.</u> Group B tests shall be in accordance with the T-level requirements of MIL-PRF-49470. All Group B tests shall be done on a production lot by production lot basis.

4.4 <u>Qualification Tests.</u> Qualification testing shall be in accordance with the T-level requirements of MIL-PRF-49470.

4.5 <u>Sample and Data Retention</u>. Sample and data retention for all manufacturing lots shall be in accordance with the T-level requirements of MIL-PRF-49470.

4.6 <u>Incoming Inspection DPA</u>. Incoming Inspection DPA shall be in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

5. REGISTERED PMP

- 5.1 Reliability Suspect Parts
 - a. Dielectric thicknesses < 0.0008" (23 Micron)
 - b. Large aspect ratio (length/width) >2:1

6. PROHIBITED PARTS LIST. Units with pure tin, or >97% tin, coated leads or terminations.

CERAMIC CAPACITOR ARRAYS FOR FILTER CONNECTORS

1. SCOPE. This section sets forth detailed requirements for fixed ceramic capacitor arrays. These parts are fabricated using the same materials and many of the same design rules as multilayer ceramic capacitors. They are generally intended for use in multi-line, EMI filter circuits, and are typically found in filtered connectors. Two basic designs are employed: thick arrays which employ spring clips to maintain electrical connection to the feed thru contacts, and thinner arrays that are soldered to the feed thru contacts.

2. APPLICATION

2.1 Derating. Same as paragraph 2.1 of Section 210.

2.2 End-of-life Design Limits

| General Purpose BX (X7R) | | Temperature Compensating BP (NPO) | |
|--------------------------|-----------------------------|--|--|
| Capacitance: | ± 21 percent | \pm 1.25 percent or \pm 0.75 pfd, whichever is greater | |
| Insulation Resistance | 50 percent of initial limit | 50 percent of initial limit | |

2.3 <u>Mounting.</u> These are large, brittle parts. To prevent cracking, contact to the outside perimeter of the arrays shall not be a soldered interface. Electrical connection to the feed thru holes can be accomplished through soldered or spring contacts. However, spring contacts are not recommended for high vibration environments.

2.4 <u>Piezoelectric Concerns.</u> Where avoidance of a significant piezoelectric output is critical to circuit performance, BP-type dielectric products shall be used in place of BX.

2.5 <u>Capacitor Cracking.</u> Ceramic capacitors easily crack when exposed to thermal or mechanical stresses. Extreme care shall be taken to avoid excessive thermal stresses when tinning or soldering terminations, or when inserting clips into the feed thru holes. When higher assemblies containing ceramic capacitor arrays are to be subjected to a range of temperatures, the stresses resulting from a mismatch of coefficients of thermal expansion (CTE) of all elements involved (which can often cause cracking of the dielectric) shall be carefully considered and accommodated in all aspects of design, manufacturing and testing.

3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements.</u> Design and construction shall be in accordance with the requirements of MIL-PRF-123 and the requirements of this document.

3.2 <u>Design</u>. Fringe capacitor designs meant to achieve low capacitance values using X7R material are prohibited. All designs shall feature internal electrodes.

3.3 <u>Surface Passivation</u>. When used in non-hermetic designs, array faces shall be covered with an insulating polymer coating. Metallic debris in the coating shall not be permitted. Voids in the coating may be permitted as long as the surfaces meet the criteria of 4.2 herein. Surface passivation shall always be employed for arrays rated at 500 volts dc or greater to prevent flashover during high humidity conditions.

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 In-process Controls. In-process inspection shall be in accordance with the requirements of MIL-PRF-123.

Section 217 CERAMIC CAPACITOR ARRAYS FOR FILTER CONNECTORS

4.2 <u>Group A Requirements.</u> Group A requirements shall be in accordance with the requirements of Table 217-I. Group A testing is performed on 100% of the lot. (Due to the lack of fixturing for voltage conditioning at most array manufacturers, thermal cycling and voltage conditioning is often accomplished at the next level of assembly.)

4.3 <u>Array Inspection</u>. When arrays are inspected at a minimum of 10 power magnification, the following inspection criteria shall be employed:

- a. No ceramic cracks shall be permitted.
- b. Chipouts on the top and bottom surfaces that expose electrode material or through which electrode material is visible shall be cause for rejection.
- c. Crack-free chipouts on the circumference are acceptable if <0.010 inch in their widest dimension, or less than 1/3 any other feature, whichever is less. For example, a crack-free chipout shall not be greater than 1/3 the thickness of the array cover sheet, or 1/3 the distance between any two conductor surfaces, etc., or <0.010 inch, whichever is less. This assumes that the array cover sheet thickness has been predetermined through DPA. No chipout is allowed along the perimeter of the array that represents the active region.</p>
- d. Flaking and lifting of metallized surfaces shall not be permitted.
- 4.4 Supplier DPA. Supplier DPA shall be in accordance with the in-process DPA of MIL-PRF-123.

4.5 <u>Group B Tests</u>. Group B tests shall be in accordance with the requirements of Table 217-II. All Group B tests shall be done on a production lot by production lot basis.

4.6 <u>Qualification Tests.</u> Qualification testing shall be performed in the intended application per the requirements of Section 310.

4.7 <u>Sample and Data Retention</u>. Sample and data retention for all manufacturing lots shall be in accordance with the requirements of MIL-PRF-123.

4.8 <u>Incoming Inspection DPA</u>. Incoming Inspection DPA shall be in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

5. REGISTERED PMP. Exposed pure silver terminations.

| Inspection | Requirement Paragraph 1/ | Test Method Paragraph 1/ |
|---|--------------------------|--------------------------|
| Visual inspection | Section 4.2 herein | Section 4.2 herein |
| Capacitance | 3.11 | 4.6.7 |
| Dielectric withstanding voltage | 3.13 | 4.6.9 |
| Insulation resistance at +25°C and +125°C | 3.14 | 4.6.10 |

TABLE 217-I - GROUP A REQUIREMENTS

1/ Per the applicable paragraph of MIL-PRF-123.

Section 217 CERAMIC CAPACITOR ARRAYS FOR FILTER CONNECTORS

TABLE 217-II - GROUP B REQUIREMENTS

| Test and Sequence | Requirement Paragraph 1/ | Test Method Paragraph 1/ |
|-------------------------------------|--------------------------|--------------------------|
| Thermal shock | 3.10 | 4.6.6 |
| Insulation Resistance | 3.14 | 4.6.10 |
| 1000 hour life test | 3.23 | 4.6.19 |
| Insulation Resistance | 3.14 | 4.6.10 |
| Humidity, steady state, low voltage | 3.20 | 4.6.16.1 |
| Voltage-Temperature Limits | 3.19 | 4.6.15 |

1/ Per the applicable paragraph of MIL-PRF-123, including sample sizes.

METALLIZED FILM CAPACITORS (CRH)

(MIL-PRF-83421)

1. SCOPE. This section sets forth the detailed requirements for fixed, metallized film capacitors (CRH style) for high-energy circuit applications. [Note: Worldwide production of electronics-grade polycarbonate films has ceased since year 2000. Present production of metallized polycarbonate film capacitors is made from existing raw materials inventory. New or modified designs of space electronics hardware should consider eliminating or minimizing the use of polycarbonate capacitors for their inevitable obsolescence, or use alternate capacitor types.]

2. APPLICATION. Metallized polycarbonate capacitors are obsolete for new design.

2.1 <u>Circuit Requirements.</u> Metallized film capacitors meeting the requirements of this section shall not be used in circuits with less than 500 microjoules of energy available for clearing and shall not be used in circuits that would be degraded by voltage transients created by part clearing. For capacitor circuits with less than 500 microjoules of energy, or those sensitive to momentary capacitor breakdown, see Section 232.

2.2 <u>Voltage Derating. Polycarbonate and Polypropylene Dielectric.</u> The voltage-derating factor for these capacitors shall be as follows:

| | Polycarbonate | Polypropylene |
|---------------------|---------------|---------------|
| ES _{NOM} : | 0.50 to +85°C | 0.50 to +70°C |
| ES _{WC} : | 0.65 to +85°C | 0.65 to +70°C |

2.3 <u>Temperature Derating</u>. Metallized polycarbonate capacitors shall be used to a maximum operating temperature of 85°C, and polypropylene capacitors shall be used to a maximum operating temperature of 70°C.

2.4 End-of-life Design Limits

| Capacitance: | ± 2 percent of initial tolerance limits |
|------------------------|---|
| Insulation Resistance: | 70 percent of minimum limit |

2.5 Electrical Recommendations (Self-healing and Clearing)

2.5.1 <u>Metallized Film.</u> Because the polymeric film used is very thin, pinholes exist. A model of self-healing is when the dielectric strength at a pinhole is not sufficient to withstand the voltage stress, such that a short develops (10-10,000 ohms range). However, high peak currents at the fault site can then cause a clearing action by vaporizing the metallization from around the hole, thereby clearing the short.

Two factors shall be considered relative to a clearing action:

- a. The energy necessary to accomplish this clearing
- b. Short duration transients (voltage drops) during the clearing

For aluminum electrode materials, the energy required for nominal clearing may range up to 100 microjoules. For application purposes, minimum circuit energy of 500 microjoules (five times the nominal) shall be available before these parts can be used.

Section 230 METALLIZED FILM CAPACITORS (CRH)

2.5.2 <u>Double-Wrap Capacitors.</u> Capacitors made with an extra layer of non-metallized film have a low percentage of parts exhibiting shorting and clearing. Such parts may also have reduced AC current capabilities.

2.5.3 <u>Contamination Shorts.</u> All film-type capacitors (metallized film, single or double-wrap, and extended foil) can behave intermittently when operated under certain conditions. These effects, believed to be caused by ionic conditions or contamination within the capacitor enclosure, can cause spurious, random conduction when the capacitor is operated during temperature changes and where total circuit energy is less than 500 microjoules. The resistance level for polycarbonate capacitors at +125°C may vary from 1 to 10,000 megohms for capacitance values below 1.0 microfarad.

2.5.4 <u>AC Applications.</u> Any AC-rated capacitor can be used in an equivalent DC circuit. However, the converse is not true because of:

- a. Internal heating due to dielectric and termination losses
- b. AC corona inception

For high frequency AC applications (> 400 Hz), the equivalent series resistance (ESR) of each capacitor should be measured either at 100 KHz or at a frequency approximately that of its intended use, whichever is higher. Those parts exhibiting increases in ESR greater than 5% or 5 milliohms, whichever is larger, shall be removed from the lot.

3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements</u>. Design and construction shall be in accordance with the requirements of MIL-PRF-83421and the requirements of this document.

3.2 <u>Film Cleaning.</u> Film used in all style capacitors shall be vacuum baked for 48 hours prior to winding to remove all contaminant residues.

3.3 <u>Metallization</u>. Deposited electrode metallization shall be a minimum of 99.9% aluminum. Aluminum alloys and other materials either have identified problems or unproven reliability.

3.4 <u>Winding Installation</u>. Windings installed in cases whose diameter is 0.312 inch or larger shall be wrapped or encapsulated prior to installation inside the case in order to prevent radial motion during shock or vibration.

3.5 <u>Insulator Washer</u>. An insulator washer shall be added between the babbit end metallization and glass-tometal end seal on both ends. The babbit material contains a high percentage of tin, and the process of applying the babbit creates a surface morphology that is susceptible to whisker formation. Tin whiskers can short circuit the end metallization and end seal.

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 Failure Level. Only H-designated failure rate level "S" parts shall be used.

4.2 <u>In-process Controls.</u> In-process controls shall be in accordance with the requirements of MIL-PRF-83421 and the following:

- a. Internal visual examination (5X minimum) of the lead attachment to capacitor babbit (end metallization)
- b. Axial push test to verify tight fit between element and case (not required for potted parts, or capacitors whose case diameter is <0.312 inch)

4.3 Group A Requirements. Group A requirements shall be in accordance with the requirements of Table 230-1.

4.4 <u>Group B Tests.</u> Each lot offered for inspection under MIL-PRF-83421 shall be sampled for the Group B inspection of MIL-PRF-83421, which shall include the random vibration test for H-designated units.

4.5 <u>Qualification Tests</u>. Qualification testing shall be in accordance with the requirements of MIL-PRF-83421.

Section 230 METALLIZED FILM CAPACITORS (CRH)

4.6 <u>Incoming Inspection DPA</u>. Incoming Inspection DPA shall be in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

5. REGISTERED PMP

5.1 Reliability Suspect Parts

- a. Devices manufactured with 2.0 or less microns polycarbonate film or 4.0 or less microns polypropylene film
- b. Parts not vacuum baked for 48 hours to remove contaminant residues
- c. Capacitor windings installed in 0.312 inch diameter, or larger, cases not wrapped or encapsulated to prevent radial motion during shock or vibration
- d. Parts not metallized with 99.9% aluminum

6. PROHIBITED PARTS LIST

- a. Parts with pure tin, or >97% tin, coated leads/terminations.
- b. Parts with no insulator between babbit terminations and end seals.

TABLE 230-1. 100 PERCENT SCREENING REQUIREMENTS

| MIL-PRF-83421 | Additions and Modifications to the Methods, Requirements and Criteria of MIL-PRF-83421 | |
|---|--|--|
| Thermal Shock | a. MIL-STD-202, Method 207, condition B, except: | |
| | -55°C to +100°C (10 cycles) | |
| DC Burn-In | a. 168 hours minimum at +100ºC | |
| AC Burn-In | a. For AC application only | |
| | b. 48 hours minimum at +100°C | |
| | c. Max AC current, 120% of IAC rated at 40KHz | |
| | d. $V_{AC}\xspace$ (rms) shall not exceed 240 Vrms under any conditions | |
| Seal | | |
| DWV | | |
| Insulation Resistance | | |
| Capacitance | | |
| Dissipation Factor | | |
| ESR | | |
| Visual and Mechanical Examination (External) | | |
| X-ray | a. Per MSFC-STD-355, 2 views 90 degrees apart by conventional x-ray, or 360 degree-view using real-time x-ray (preferred). | |
| Solderability | | |

METALLIZED FILM CAPACITORS (CHS)

(MIL-PRF-87217)

1. SCOPE. This section sets forth detailed requirements for fixed film metallized capacitors for low-energy circuits. [Note: Worldwide production of electronics-grade polycarbonate films has ceased since year 2000. Present production of metallized polycarbonate film capacitors is made from existing raw materials inventory. New or modified designs of space electronics hardware should consider eliminating or minimizing the use of polycarbonate capacitors for their inevitable obsolescence, or use alternate capacitor types. In addition, there is no longer a qualified source for this type of capacitor. This section is being maintained to accommodate existing inventory and heritage hardware/designs.]

2. APPLICATION

2.1 <u>Low-Energy Circuits.</u> These capacitors can exhibit momentary breakdowns in low-energy applications. To insure clearing of breakdowns, the circuit in which capacitors of 0.1 microfarads and greater capacitance value are intended for use, shall be capable of providing at least 100 microjoules of energy. Applications for these capacitors shall be limited to circuits that can provide the minimum energy and that are insensitive to momentary breakdowns/clearing actions.

2.2 <u>Derating.</u> Same as Paragraph 2.2 and 2.3 of Section 230 except parts shall not be used above +85°C, or tested above +100°C.

2.3 End-of-life Design Limits. Same as Paragraph 2.4 of Section 230.

2.4 <u>Electrical Considerations.</u> Same as Paragraph 2.5 of Section 230 except that the minimum clearing energy requirement is 100 microjoules.

3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements</u>. Design and construction shall be in accordance with the requirements of MIL-PRF-87217 and the requirements of this document.

3.2 <u>Insulator Washer</u>. An insulator washer shall be added between the babbit end metallization and glass-tometal end seal on both ends. The babbit material contains a high percentage of tin, and the process of applying the babbit creates a surface morphology that is susceptible to whisker formation. Tin whiskers can short circuit the end metallization and end seal.

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 In-process Controls. In-process controls shall be in accordance with the requirements of MIL-PRF-87217.

4.2 <u>Group A Requirements.</u> Group A requirements shall be in accordance with the Group A test requirements of MIL-PRF-87217 in the order shown.

4.3 <u>Group B Tests.</u> Each lot offered for inspection under MIL-PRF-87217 shall be sampled for the Group B inspection of MIL-PRF-83421, which shall include the random vibration test for H-designated units.

4.4 <u>Qualification Tests.</u> Qualification testing shall be in accordance with the requirements of MIL-PRF-83421, H-designated failure rate level "S".

4.5 <u>Incoming Inspection DPA</u>. Incoming Inspection DPA shall be in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

Section 232 METALLIZED FILM CAPACITORS (CHS)

- 5. REGISTERED PMP
- 5.1 <u>Reliability Suspect Parts.</u> Same as paragraph 5 of Section 230.
- 6. PROHIBITED PARTS LIST
 - a. Parts with pure tin, or >97% tin, coated leads/terminations.
 - b. Parts with no insulator between babbit terminations and end seals.

GLASS DIELECTRIC CAPACITORS (CYR)

(MIL-PRF-23269)

1. SCOPE. This section sets forth detailed requirements for fixed glass capacitors. [Note that there is no longer a qualified supplier for CYR20 and CYR30 style capacitors; hence, the corresponding slash sheets for these styles have been canceled.]

2. APPLICATION

- 2.1 Derating. These glass capacitors shall be voltage-derated in accordance with Figure 240-1.
- 2.2 Temperature Derating. The glass capacitors shall be temperature-derated in accordance with Figure 240-1.




FIGURE 240-1. Voltage Derating for Glass Capacitors

2.3 End-of-life Design Limits

| Capacitance: | ±0.5 percent of initial limits, or |
|------------------------|--|
| | 0.5 pF, whichever is greater |
| Insulation Resistance: | 500,000 megohms at +25°C 50,000 megohms at +125°C |
| Dissipation Factor: | 0.2 percent maximum |

Section 240 GLASS DIELECTRIC CAPACITORS (CYR)

2.4 Electrical Considerations

2.4.1 <u>General.</u> Glass capacitors are relatively expensive, have poor volumetric efficiency, and have a practical capacitance range limited to 10,000 pF. However, the dielectric has near perfect properties (high IR, high Q, ultrastable capacitance, low dielectric absorption, and fixed TC), and thus these parts are useful in ultrastable and high-frequency circuit applications.

3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements</u>. Design and construction shall be in accordance with the requirements of MIL-PRF-23269 and the requirements of this document.

3.2 <u>Recommended Styles</u>

- a. CYR 10
- b. CYR 15
- c. CYR 20
- d. CYR 30

3.3 Failure Level. Failure rate level "S".

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 In-process controls. In-process controls shall be in accordance with the requirements of MIL-PRF-23269.

4.2 <u>Group A Requirements</u>. Group A requirements shall be in accordance with the requirements of MIL-PRF-23269.

4.3 <u>Group C Tests.</u> Group C tests shall be in accordance with the requirements of MIL-PRF-23269, except that life test shall be for 1000 hours. All Group C tests shall be done on a production lot by production lot basis.

4.4 Qualification Tests. Qualification testing shall be in accordance with the requirements of MIL-PRF-23269.

4.5 <u>Incoming Inspection DPA.</u> Incoming Inspection shall be in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

5. REGISTERED PMP. None

6. PROHIBITED PARTS

a. Radial leaded devices: CYR41, CYR42, CYR43, CYR51, CYR52, and CYR53 styles

b. Parts with pure tin, or >97% tin, coated leads/terminations.

FIXED MICA CAPACITORS (CMS)

(MIL-PRF-87164)

1. SCOPE. This section sets forth detailed requirements for fixed mica dielectric capacitors. [Note: There is no longer a qualified source for CMS style mica capacitors. This section is being maintained to cover existing inventory and heritage hardware/design. Since the Established Reliability (ER) version of these parts is prohibited for space application, new or modified designs of space electronics hardware shall use alternate capacitor types.]

2. APPLICATION

2.1 Derating. These capacitors shall be voltage-derated in accordance with Figure 250-1.




FIGURE 250-1. VOLTAGE DERATING FOR MICA CAPACITORS

2.2 End-of-life Design Limits

Capacitance: ± 0.5 percent of initial limits

Insulation Resistance: 70 percent of initial minimum limit

2.3 <u>Electrical Considerations.</u> This part exhibits electrical characteristics almost identical to those of the CYR style glass capacitors, except that the part is not hermetically sealed.

Section 250 FIXED MICA CAPACITORS

3. DESIGN AND CONSTRUCTION. Design and construction shall be in accordance with the requirements of MIL-PRF-87164.

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 In-process Controls. In-process controls shall be in accordance with the requirements of MIL-PRF-87164.

4.2 <u>Group A Requirements</u>. Group A requirements shall be in accordance with the requirements of MIL-PRF-87164.

4.3 <u>Group B Tests</u>. Group B tests shall be in accordance with the requirements of MIL-PRF-87164. All Group B tests shall be done on a production lot by production lot basis.

4.4 <u>Qualification Tests</u>. Qualification testing shall be in accordance with the requirements of MIL-PRF-87164.

4.5 <u>Incoming Inspection DPA</u>. Incoming Inspection DPA shall be in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

5. REGISTERED PMP. None

6. PROHIBITED PARTS

a. All mica capacitors except MIL-PRF-87164 and reconstituted mica parts.

b. Parts with pure tin, or >97% tin, coated leads/terminations.

FIXED, HIGH-VOLTAGE, RECONSTITUTED MICA CAPACITORS

1. SCOPE. This section sets forth detailed requirements for vacuum encapsulated fixed value, reconstituted mica dielectric capacitors meant for high voltage applications.

2. APPLICATION

2.1 <u>Derating</u>. These capacitors shall be nominally voltage-derated to 50% of rated voltage up to a maximum case temperature of 110°C.

2.2 End-of-life Design Limits

| Capacitance: | ± 0.5 percent of initial limits |
|------------------------|-------------------------------------|
| Insulation Resistance: | 70 percent of initial minimum limit |

2.3 <u>Electrical Considerations</u>. This part exhibits electrical characteristics almost identical to those of the CYR style glass capacitors.

3. DESIGN AND CONSTRUCTION. Design and construction shall be in accordance with the requirements of MIL-PRF-87164, where applicable, and the requirements of this section. Voltage stress per mil of dielectric should not exceed 1250 V/mil by design. Capacitors shall be fully vacuum impregnated and encapsulated.

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 In-process Controls. In-process controls shall be in accordance with the requirements of MIL-PRF-87164.

4.2 Group A Requirements. Group A requirements shall be in accordance with the requirements of Table 255-I.

4.3 <u>Group B Tests.</u> Group B tests shall be in accordance with the requirements of Table 255-II. All Group B tests shall be done on a production lot by production lot basis.

4.4 <u>Qualification Tests</u>. Qualification testing shall be in accordance with the requirements of MIL-PRF-87164.

4.5 <u>Incoming Inspection DPA</u>. Incoming Inspection DPA shall be in accordance with the general requirements of MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

5. REGISTERED PMP. None

- 6. PROHIBITED PARTS
 - a. Capacitors manufactured with prohibited materials.
 - b. Non-metallurgically bonded foil-to-lead terminals.

Section 255 FIXED MICA CAPACITORS (CMS)

| Inspection | Requirement 5/ | Method 5/ | Sample Size |
|---|------------------------|-----------|-------------|
| Subgroup 1 9/ | | | 100% 2/, 3/ |
| Thermal shock and immersion | 3.15 | 4.7.11.1 | |
| High voltage stabilization | 3.11 7/ | 4.7.7 8/ | |
| Dielectric withstanding voltage | 3.6 | 4.7.2 6/ | |
| Insulation resistance (at 25°C) | 3.8.1 | 4.7.4.1 | |
| Partial Discharge (corona) | 3.10 7/ | 4.8.6 7/ | |
| Capacitance 1/ | 3.9 | 4.7.5 | |
| Dissipation factor | 3.10 | 4.7.6 | |
| Subgroup 2 | | | 100% |
| Visual and mechanical examination | 3.1, 3.4 to 3.5.2 incl | 4.7.1 | |
| | 3.24 to 3.25 incl | | |
| | | | |
| Subgroup 3 | | | |
| Insulation resistance at +25°C and +125°C | 3.8 | 4.7.4 | 5 samples, |
| Moisture resistance | 3.18 | 4.7.14 | 0 failures |
| Subgroup 4 4/ | | | |
| Resistance to solvents | 3.21 | 4.7.17 | 5 samples, |
| Solderability | 3.12 | 4.7.8 | 0 failures |

TABLE 255-I - GROUP A REQUIREMENTS

Notes:

- 1/ Capacitance values outside the initial limits by 1 percent or 1 pF, whichever is greater, shall be used for PDA lot rejection.
- 2/ Dissipation factor greater than 130 percent of the initial limit shall be used for PDA lot rejection.
- 3/ All capacitors delivered to this specification shall meet the nominal requirements.
- 4/ The same samples can be used for resistance to solvents and solderability.
- 5/ Requirements and Methods are per MIL PRF 87164, except when specified. See Note 7.
- 6/ Corona inception voltage is measured as described in Appendix B of MIL-PRF-49467
- 7/ When tested to the requirements 3.10 and 4.8.6 of MIL-PRF-49467, partial discharges shall not exceed 100 picocoulombs continuous at 42% of the rated voltage.
- 8/ Burn-in shall be performed at 125°C for a minimum of 168 hours to a test voltage as indicated in Table Ia.
- 9/ PDA is 5%.

Section 255 FIXED MICA CAPACITORS (CMS)

| % of Rated DC Voltage (kV) | Rated DC Test Voltage (kV) |
|----------------------------|----------------------------|
| 0 to 8.0 | 200 |
| 8.1 to 10.0 | 175 |
| 10.1 to 12.9 | 150 |
| 12.1 to 20.0 | 140 |

TABLE 255-IA - BURN-IN TEST VOLTAGE

TABLE 255-II - GROUP B REQUIREMENTS

| Inspection | Requirement 1/ | Method 1/ | Sample Size 3/ |
|---|----------------|-------------|----------------|
| Temperature coefficient and capacitance drift | 3.14 | 4.7.10 | 5 samples, |
| Thermal shock (25 cycles) and immersion | 3.15 | 4.7.11 | 0 failures |
| Life test (2,000 hours accelerated) 4/ | 3.19 | 4.7.15.2 2/ | |
| Partial Discharge (corona) | 3.10 4/ | 4.8.6 4/ | |
| Terminal strength | 3.17 | 4.7.13 | |

Notes:

- 1/ Methods and requirements are per MIL-PRF-87164, except when specified. See Note 4.
- 2/ Life test shall be performed at 125°C to a test voltage as indicated in Table 255-1A and to the method and requirements of MIL-PRF-87164.
- 3/ The same samples shall be used for all tests in the order specified.
- 4/ When tested to the requirements 3.10 and 4.8.6 of MIL-PRF-49467, partial discharges shall not exceed 100 picocoulombs continuous at 42% of the rated voltage.


FIXED TANTALUM FOIL CAPACITORS (CLR 25, 27, 35, AND 37)

(MIL-PRF-39006)

1. SCOPE. This section sets forth detailed requirements for fixed tantalum-foil capacitors (CLR 25, 27, 35, and 37). [NOTE: There is no longer a supplier of wet tantalum foil capacitors. This section is maintained only to cover existing or heritage hardware/design.]

2. APPLICATION. MIL-PRF-39006 tantalum foil capacitors are not recommended for incorporation into new designs since there is no longer a manufacturer (domestic or offshore) for these products. There have been a number of failures involving misapplication of tantalum foil capacitors in excessive shock or vibration environments. Only "H" designated units shall be used for these application conditions, and only within the design capability and qualification of the parts.

Additionally, tantalum foil capacitors are not recommended for use at temperatures above 85°C, due to the lack of evidence that these parts will perform reliably at the higher temperatures even with the voltage derated.



2.1 Derating. These capacitors shall be voltage-derated in accordance with Figure 260-1.

FIGURE 260-1. VOLTAGE DERATING FOR TANTALUM-FOIL CAPACITORS

2.2 End-of-life Design Limits

Leakage Current: 130 percent of initial maximum limit

Section 260 FIXED TANTALUM FOIL CAPACITORS (CLR 25, 27, 35, and 37)

2.3 <u>Electrical Considerations.</u> The four capacitor styles listed are constructed with either plain (CLR 35 and 37) or etched-foil (CLR 25 and 27) tantalum dielectric, and are either polarized (CLR 25 and 35) or nonpolarized (CLR 27 and 37). These capacitors are recommended for either medium or high voltage applications where high capacitance is required. The etched foil provides as much as 10 times the capacitance per unit area as the plain foil for a given size and is the most widely used. The plain foil is just as reliable as the etched foil, and in some cases, it may be more desirable because this style can withstand approximately 30 percent higher ripple currents, has better temperature coefficient characteristics, and has a lower dissipation factor. Parts shall not be used at temperatures above 85°C.

2.3.1 <u>Reverse Voltage</u>. The polarized capacitor styles can only withstand a maximum of three volts DC reverse voltage at +85°C. Under these conditions, the following changes in electrical characteristics are possible:

| Capacitance: | ±10 percent of initial value |
|------------------|--------------------------------------|
| Leakage Current: | 125 percent of initial maximum limit |

2.3.2 <u>AC Ripple Voltage</u>. The peak AC ripple voltage shall not exceed the DC voltage applied. The sum of the peak AC ripple voltage and any applied DC voltage shall not exceed the maximum DC voltage shown in Figure 260-1. Maximum ripple currents are given in literature of the various manufacturers.

2.3.3 Tantalum Capacitor Packs. (See NASA TM X-64755)

2.4 <u>Potted Modules.</u> The glass end seals are designed to withstand high internal pressure. When parts are potted, end seals shall be protected to withstand high external pressures that can result from curing of the encapsulant.

2.5 <u>Vibration Environment.</u> Only "H" designated tantalum foil capacitors shall be used in high shock or vibration environments, and only to within the design capability and gualification of the parts.

3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements.</u> Design and construction shall be in accordance with the requirements of MIL-PRF 39006 and the requirements of this document.

3.2 Failure Level. Failure rate level shall be "R" or better.

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 In-process Controls. In-process controls shall be in accordance with the requirements of MIL-PRF-39006.

4.2 <u>Group A Requirements</u>. Group A requirements shall be in accordance with the 100 percent screening requirements of MIL-PRF-39006 and Table 260-1.

4.3 <u>Group B Tests</u>. Group B tests shall be in accordance with the test requirements in MIL-PRF-39006 and Table 260-2. All Group B tests shall be done on a production lot by production lot basis.

4.4 <u>Qualification Tests.</u> Qualification testing shall be in accordance with the requirements of MIL-PRF-39006, Table I.

4.5 <u>Incoming Inspection DPA</u>. Incoming Inspection DPA shall be in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

5. REGISTERED PMP. All tantalum foil capacitors.

- 6. PROHIBITED PARTS
 - a. Parts with pure tin or > 97% coated leads/terminations.

Section 260 FIXED TANTALUM FOIL CAPACITORS (CLR 25, 27, 35, and 37)

TABLE 260-1. ADDITIONS AND MODIFICATIONS TO GROUP A FOR TANTALUM FOIL CAPACITORS

| MIL-PRF-39006 | Additions and Modifications to the Methods, Requirements and Criteria of Group A Inspection in MIL-PRF-39006 | |
|----------------------------------|--|-------------------|
| Constant Voltage Conditioning | a. Maximum series resistance: 33 ohmsb. Burn-in time of 168 hours at +85 °C | |
| Seal | a. Test conditions A and C | |
| Radiographic Inspection | a. Per MSFC-STD-355; 2 views 90 deg. apart by x-ray, or 360-degree view using real-time x-ray (preferred). | |
| | b. Case | Max Width |
| | Size | Incl. Telescoping |
| | GI | 0.3500" |
| | G2 | 0.4375" |
| | G3 | 0.7175" |
| | G4 | 1.4219" |
| | G5 | 2.0000" |

TABLE 260-2 GROUP B TESTS FOR TANTALUM FOIL CAPACITORS

| MIL-PRF-39006 | Modifications to the Methods, Requirements and Criteria of Group B in MIL- PRF-39006 |
|--------------------|---|
| Subgroup I | |
| Surge Voltage | |
| Life | Maximum series impedance: 33 ohms At +85°C for 1000 hours |
| DC Leakage | At +25°C and +85°C |
| Subgroup 2 | |
| Vibration (Random) | MIL-STD-202, Method 214, Test Condition II, K for 15 minutes each axis |
| Seal | Test conditions A and C |

SOLID TANTALUM CAPACITORS (CSS)

(MIL-PRF-39003/10)

1. SCOPE. This section sets forth detailed requirements for fixed solid tantalum capacitors, styles CSS13 and CSS33.

2. APPLICATION. All hermetic style solid tantalum capacitors shall be surge current test screened per M39003/10 prior to Weibull-grading.

2.1 Derating. These capacitors shall be voltage-derated in accordance with Figure 270-1.




FIGURE 270-1 VOLTAGE DERATING FOR SOLID TANTALUM CAPACITORS

2.2 End-of-life Design Limits

Leakage Current: 200 percent of initial maximum limit

Section 270 SOLID TANTALUM CAPACITORS (CSS)

2.3 <u>Minimum Source Impedance.</u> A minimum circuit impedance of at least 1 ohm shall be used in all circuits containing these parts to control peak current surges.

2.4 <u>Mounting</u>. These parts are polarized and care shall be taken to ensure installation with the correct polarity. The parts are marked with a black band on the negative end.

3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements.</u> Design and construction shall be in accordance with the requirements of MIL PRF-39003/10 and the requirements of this document.

3.2 Failure Level. Weibull level shall be "C" minimum, or better.

3.3 <u>Voltage Ratings.</u> These solid tantalum capacitors shall be designed with a DC working voltage of 75 volts or less, because parts with higher voltage ratings require thicker dielectrics, which contain more impurities, hence, more breakdown sites.

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 In-process Controls. In-process controls shall be in accordance with the requirements of MIL-PRF-39003/10.

4.2 <u>Group A Requirements</u>. Group A Requirements shall be in accordance with the requirements of MIL-PRF-39003/10.

4.3 Group B Tests. Group B tests not required.

4.4 <u>Qualification Tests.</u> Qualification testing shall be in accordance with the requirements of MIL-PRF-39003/10.

4.5 <u>Incoming Inspection DPA</u>. Incoming inspection DPA shall be in accordance with MIL-STD 1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

5. REGISTERED PMP. All solid tantalum capacitors with no surge current screening.

6. PROHIBITED PMP. Parts with pure tin, or >97% tin, coated leads/terminations.

SOLID TANTALUM CHIP CAPACITORS (CWR)

(MIL-PRF-55365)

1. SCOPE. This section sets forth detailed requirements for fixed solid tantalum chip capacitors.

2. APPLICATION. All chip style solid tantalum capacitors shall be surge current test screened per M55365 option "C" prior to Weibull-grading.

2.1 Voltage Derating. These capacitors shall be voltage derated in accordance with Figure 270-1.

2.2 Surge Voltage Derating. The maximum allowable surge voltage shall be as given in Table 275-1.

2.3 <u>Minimum Circuit Impedance</u>. A minimum circuit impedance of 1 ohm per volt or more shall be used in circuits containing solid tantalum chip capacitors.

| Symbol | Voltage (volts, DC) | | | | |
|--------|---------------------------------------|------------------------------------|---|--|--|
| | Steady State Rated Voltage (+85°C) | Maximum Derated Voltage (+85°C) | Maximum Surge Voltage (-55°C to +85°C) | | |
| В | 3 | 2.1 | 3 | | |
| С | 4 | 2.8 | 4 | | |
| D | 6 | 4.2 | 6 | | |
| F | 10 | 7.0 | 10 | | |
| н | 15 | 10.5 | 15 | | |
| J | 20 | 14.0 | 20 | | |
| К | 25 | 17.5 | 25 | | |
| L | 30 | 21.0 | 30 | | |
| М | 35 | 24.5 | 35 | | |

TABLE 275-1. SURGE VOLTAGE RATINGS

Section 275 SOLID TANTALUM CHIP CAPACITORS (CWR)

| 2.4 | End-of-life Design Limits |
|-----|---------------------------|
| | |

| Capacitance: | ±10 percent of initial limits | | |
|------------------|--------------------------------------|--|--|
| Leakage Current: | 200 percent of initial maximum limit | | |

2.5 <u>Electrical Considerations.</u> This part type is recommended where a high capacitance to volume ratio is required and where relatively high temperature coefficients of capacitance can be tolerated.

2.6 <u>Moisture Sensitivity.</u> Tantalum chip capacitors are either conformally coated or encased in molded epoxy. They are not hermetic, and are subject to moisture ingress if used in humid environments. Such exposure may result in premature catastrophic failures.

2.7 <u>Combustible Environments</u>. Tantalum chip capacitors can ignite during a catastrophic shorting event, and will sustain combustion for as long as oxygen is available in the MnO₂ electrolyte. Such events can cause extensive burn damage to surrounding components or the board the capacitor sits on. For this reason, use of these capacitors in highly combustible environments is not recommended.

3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements</u>. Design and construction shall be in accordance with the requirements of MIL-PRF-55365 and the requirements of this document.

3.2 Failure Rate Level. Weibull level shall be "C" minimum, or better, with "C" surge current option.

3.3 <u>Production Lot.</u> A production lot for solid tantalum chip capacitors shall consist of all the capacitors of a single nominal capacitance and voltage rating of one design, shall be processed as a single lot through all manufacturing steps on the same equipment and shall be identified with the same date and lot code designation. The lot may contain all available capacitance tolerances for the nominal capacitance value. In addition, the lot shall conform to the following:

- a. Raw materials, such as tantalum powder, silver coating/adhesive, encapsulant, terminating materials, shall be traceable to the same lot (or batch) number and be from the same manufacturer
- b. Lot numbers shall be assigned at anode formation but should provide for traceability to the anode pressing batch and tantalum powder batch used.
- c. The anode shall be pressed in a continuous run on the same pressing machine. Further, it shall be sintered and temperature-processed as a complete batch (batches cannot be split during sintering or subsequent temperature conditioning).
- d. The entire production lot shall be voltage-formed (at the same time and in the same tank), impregnated, and otherwise processed through final sealing as a complete production lot with all parts receiving identical processing at the same time.
- e. Termination and lead materials shall each be from a single receiving inspection lot.

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 In-process Controls. In-process controls shall be in accordance with the requirements of MIL-PRF-55365.

4.2 <u>Group A Requirements.</u> Group A requirements shall be in accordance with the requirements listed in MIL-PRF-55365 for Weibull distribution with option "C" surge current test.

4.3 <u>Group C Tests.</u> Group C tests, except subgroup IV, shall be in accordance with the requirements of MIL-PRF-55365. All Group C tests shall be done on a production lot by production lot basis for all non-QPL capacitors.

4.4 <u>Qualification Tests</u>. Qualification testing shall be in accordance with the requirements of MIL-PRF-55365.

Section 275 SOLID TANTALUM CHIP CAPACITORS (CWR)

4.5 <u>Incoming Inspection DPA.y</u> Incoming inspection DPA shall be in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

5. REGISTERED PMP

- 5.1 Reliability Suspect Parts
 - a. The two highest capacitance values in the 35V and 50V ratings are more difficult to manufacture with the same quality and reliability as the lower capacitance values. Care must be taken to insure that the circuit design/functionality cannot be achieved with more reliably designed tantalum chip capacitors before considering the use of the highest capacitance value 35V and 50V parts. In addition, the application, design and guality assurance requirements shall not be tailored when using these capacitors.
 - b. Use of these capacitors in <1 ohm per volt impedance without surge current screening.
 - c. Conformally coated parts (Note: The molded tantalum chips are preferred since they are more robust in a manufacturing environment and are less likely to be damaged during handling and cleaning.)
 - d. Fixed termination parts with a length exceeding 0.20 inch (i.e., CWR06 or CWR16 in case sizes F, G & H). These parts can experience problems with attachment solder-joint cracking due to differential thermal expansion with the mounting PWB.
- 6. PROHIBITED PMP
 - a. Use of these capacitors in humid environments
 - b. Use of these capacitors in combustible environments
 - c. Parts with pure tin, or >97% tin, coated leads/termination

FIXED TANTALUM-TANTALUM CAPACITOR, SINTERED WET SLUG, TANTALUM CASE (CLR79, CLR81,

CLR90 & CLR91)

(MIL-PRF-39006/22, /25, /30 & /31)

1. SCOPE. This section sets forth detailed requirements for wet sintered tantalum slug capacitors in tantalum cases.

2. APPLICATION. These parts are low-impedance, polarized capacitors that are designed for insertion into a circuit with a specific physical orientation. There is some evidence that in circuits active during vibration or shock environments the parts can generate voltage spikes.

2.1 Derating. Parts shall be voltage-derated in accordance with Figure 280-1.




FIGURE 280-1. VOLTAGE DERATING FOR TANTALUM-TANTALUM (SINTERED WET SLUG) CAPACITOR

2.2 End-of-life Design Limits

Capacitance: ±10 percent of initial limits

Leakage Current: 130 percent of initial maximum limit

Section 280 FIXED TANTALUM-TANTALUM CAPACITOR, SINTERED WET SLUG (CLR79/CLR81)

2.3 Electrical Considerations

2.3.1 <u>ESR versus Frequency</u>. Figure 280-2 is a plot of equivalent series resistance (ESR) versus frequency for various case sizes. When capacitors are to be used in circuits operating between 10 KHz and 100 KHz, equivalent series resistance measurements shall be read and recorded during Group A testing on a 100% basis for data collection.

2.3.2 <u>Vibration and Shock.</u> Parts have been tested to 80 g sine vibration (0.06 double amplitude) from 10 to 2000 Hz for 1 1/2 hours in each orthogonal axis. Parts have been shocked to 100 Gs for 6 milliseconds with a saw tooth pulse. The "H" vibration-screened part option shall be used for all CLR79/81 and CLR90/91 capacitors that are used in circuits to be operated in vibration or shock environments. There are indications, however, that even "H" qualified parts may be prone to voltage spikes in these environments.




FIGURE 280-2. ESR VERSUS AC FREQUENCY

2.3.3 <u>Reverse Voltage</u>. Maximum reverse voltage shall be 3.0 V_{DC} at +85°C or 20 percent of the rated DC voltage, whichever is less.

2.3.4 <u>Other.</u> Detailed mechanical and electrical characteristics shall be as stated in MIL-PRF-39006/22, /25, /30 and /31.

3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements.</u> Design and construction shall be in accordance with MIL-PRF 39006/22, /25, /30 and /31 and the requirements of this document.

4. QUALITY ASSURANCE

Quality assurance provisions shall be in accordance with the general requirements of Section 4 and MIL-PRF-39006.

4.1 <u>In-process Control</u>. In-process control shall be in accordance with MIL-PRF-39006. In addition, each capacitor anode assembly shall be visually inspected at a minimum 10X magnification. Parts not meeting the following requirements shall be rejected and removed from the lot:

Section 280 FIXED TANTALUM-TANTALUM CAPACITOR, SINTERED WET SLUG (CLR79/CLR81)

- a. The tantalum anode (slug) shall be straight, not bent or distorted. All anodes of a given lot shall be of the same size.
- b. The anodes shall be of the same uniform color.
- c. The anode shall fit snugly and be firmly seated within the top and bottom vibration spacers.
- 4.2 Group A Requirements. Group A requirements shall be in accordance with Table 280-1 and MIL-PRF-39006.
- 4.3 Group B Tests. Group B tests shall be in accordance with Table 280-2 and MIL-PRF-39006.
- 4.4 <u>Qualification</u>. Qualification shall be in accordance with MIL-PRF-39006.

4.5 <u>Incoming Inspection DPA</u>. Incoming inspection DPA shall be in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

- 5. REGISTERED PMP. None
- 6. PROHIBITED PARTS LIST
 - a. Single-sealed CLR-style capacitors as identified by their compression seal dash numbers
 - b. Silver-cased, CLR wet slug types
 - c. Capacitors in metal-clad cases
 - d. Parts with pure tin, or >97% tin, coated leads/terminations

| MIL-PRF-39006 | Additions and Modifications to the Methods, Requirements and Criteria of Group A Inspection in MIL-PRF-39006 |
|----------------------------------|--|
| Thermal Shock | 10 cycles |
| Constant Voltage Conditioning | Maximum series resistance: 33 ohms |
| DC Leakage | At 25 °C and 85 °C |
| Capacitance | |
| DF | |
| Seal | Test conditions A and C |
| Visual and mechanical inspection | |
| Solderability | |

TABLE 280-1. GROUP A FOR WET TANTALUM SLUG CAPACITORS

Section 280 FIXED TANTALUM-TANTALUM CAPACITOR, SINTERED WET SLUG (CLR79/CLR81)

| MIL-PRF-39006 | Additions and Modifications to the Methods, Requirements and Criteria of Group B in MIL-PRF-39006 | |
|-------------------------------------|---|--|
| Subgroup I | | |
| Thermal Shock | During last cycle, monitor capacitors to verify no opens | |
| Life | At +85°C - for 1000 hours | |
| | Maximum series impedance: 33 ohms | |
| DC Leakage | At +25°C and +85°C | |
| САР | | |
| DF | | |
| Subgroup 2 /1 | | |
| Thermal Shock | 100 cycles | |
| Mechanical Shock | 500 g, 0.5 sine (1 millisecond duration) | |
| Vibration (Random) | MIL-STD-202, Method 214, Test Condition II, K for 15 minutes each axis. | |
| Moisture Resistance | | |
| Reverse Voltage | | |
| DC Leakage | At +25°C and +85°C | |
| САР | | |
| DF | | |
| Seal | Test Conditions A and C | |
| Visual and Mechanical Inspection | | |

TABLE 280-2. GROUP B TESTS OF MIL-PRF-39006

1/ Perform as part of qualification, or on every lot of non-M39006-QPL part/design.

CONNECTORS

1. SCOPE. This section sets forth detailed requirements for space-qualified connectors. Additional information and guidance for the general use of connectors can be found in MIL-STD-1353B(4).

2. APPLICATION. The selection and use of connectors shall be in accordance with MIL-STD-1353B(4) and the requirements contained herein. Connector selection shall be based on operational requirements of the equipment and the following considerations:

- a. <u>Unacceptable Materials</u>. Materials capable of emitting excessive vacuum condensables, noxious or toxic gases when exposed to low pressure, high temperature, or crew compartment environments shall not be used in the construction of the connector. Pure zinc, cadmium, selenium alloys of zinc, cadmium, selenium or constructions and finishes containing pure tin unless alloyed with a minimum of 3 weight percent alloying element(s) (i.e., lead, silver) shall not be used.
- b. <u>Vacuum Stability (Outgassing)</u>. All nonmetallic materials, including bonding adhesives, lubricants, and marking materials used in the manufacture of connectors, connector accessories, and protective caps shall have a total mass loss (TML) and collected volatile condensable material (CVCM) in accordance with the requirements of Section 4, Paragraph 4.1.9.
 - (1) For the purpose of determining TML and CVCM of a connector the original specimen mass shall be the assembled connector mass excluding metallic parts. The TML or CVCM for the connector may be determined by testing the specific materials of the connector and calculating the loss for the assembled connector.
- c. <u>Metallic Materials</u>. Base materials shall be those used in the manufacture of the similar military connector or contact, except that the shells of MIL-C-24308 type rectangular connectors shall be brass conforming to QQ-B-613, composition II or MIL-C-50, or aluminum conforming to ASTM B211-8, Alloy 6061, Temper T6. The use of carbon steels shall be limited to the shells for solder mounting hermetic connectors.
- d. Closed-entry-type socket contacts shall be used whenever available.
- e. Scoop-proof connectors shall be used whenever there is an awkward or blind installation.
- f. Redundant contacts shall be used where critical signal applications are subjected to vibration conditions.
- g. Guide devices shall be used for proper axial alignment and orientation. These devices shall not be used to carry current.
- h. Strain relief for wires, harnesses, and cables shall be provided, particularly where there may be frequent mating and demating or where severe shock and vibration environments are anticipated.
- i. Protective covers shall be installed at all times until connectors are mated. The covers shall not be carbon loaded, contain topical antistats, slough particulate, and shall be ESD resistive to the following extent:
 - (1) <u>Surface Resistivity / Resistance</u>. The surface resistivity shall be less than $10^{12} \Omega$ /inch² in accordance with ASTM D 257, ANSI/EOS/ESD-S11.11-1993 or equivalent.
 - (2) <u>Static Decay Time</u>. The static decay rate shall be less than 2 seconds when tested in accordance with MIL-B-81705, Type II requirements. The material shall retain this decay rate for four years minimum, when stored or used under conditions between 10% and 95% relative humidity.
 - (3) <u>Non-corrosivity</u>. The material shall be non-corrosive in accordance with Federal Test Method Standard 101, Method 3005.
- j. Rear removable contacts shall be used wherever possible.
- k. Connector savers shall be installed prior to electrical tests and shall be left in place until equipment delivery. The savers shall be of flight quality. Non-flight connector savers shall be brightly colored so as to be easily identifiable. Protective covers on the connectors shall be ESD design compatible.

- I. Solder contacts shall be required where hermeticity is necessary and achieved by encapsulation. Crimp contacts shall not be encapsulated.
- m. Traceability to single plating lots and all raw material lots shall apply.

2.1 <u>Derating</u>. Connectors shall be derated as follows: The current shall be derated such that the temperature of any connector will be less than the maximum rated temperature minus 50°C.

2.2 <u>Hot Spot Temperature versus Service Life.</u> No contact shall carry sufficient current to cause a hot spot temperature, which reduces the connector's expected service life less than that, required for the application. The service life of a connector is dependent on the temperature rating of the insert, the contact resistance of the contacts, the current flowing through the contacts, and other environmental factors. The insert shall have a temperature rating which provides twice the service life of the system requirements (test and operational). The service life versus hot spot temperatures relationship shall be in accordance with Figure 300-1.

3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements.</u> Design and construction shall be in accordance with the requirements of the applicable specifications and the requirements of this document.

- 3.1.1 Electrical Connectors. The following criteria shall apply.
 - a. <u>Electroless nickel plating</u> is preferred in nonhermetic applications. Passivated stainless steel is preferred for hermetic applications.
 - b. Connector and Accessory Plating. Connectors and accessory hardware shall be plated and finished as follows:
 - <u>Brass Shells</u> Gold plated per MIL-G-45204 Type II, Grade C, Class I (0.000050 inch minimum) over a nickel underplate of 0.000100 inch minimum in accordance with ASTM B733, Class 1.
 - (2) <u>Machined Aluminum Shells</u> Gold plated per MIL-G-45204, Type II, Grade C, Class I (0.000050 inch minimum) over a nickel underplate of 0.000100 inch minimum in accordance with ASTM B733, Class 1. A double Zincate coating shall precede the nickel plating.
 - (3) <u>Aluminum Alloy Parts</u> Electroless nickel per the associated military connector specification. A double Zincate coating shall precede the nickel plating.
 - (4) Corrosion Resistant Steel Parts Passivated per QQ-P-35.
 - c. Contact Plating. Contact bodies and socket sleeves shall be plated and finished as follows:
 - (1) Crimp Type, Body Gold plate per MIL-G-45204, Type II, Grade C, Class I (0.000050 inch minimum) over a nickel underplate of 0.000050 inch minimum in accordance with ASTM B733-90, Class 1.
 - (2) Solder Type, Body Gold plate per MIL-G-45204, Type II, Grade C, with a thickness of 0.000050 inch minimum to 0.000200 inch maximum, over a nickel underplate of 0.000050 inch minimum in accordance with ASTM B733-90, Class 1. A copper plate or flash under the nickel underplate shall be acceptable.
 - (3) Corrosion Resistant Steel Socket Sleeves Passivated per QQ-P-35.
 - (4) Silver shall not be used as a contact overplate finish, or as an underplate.
 - d. <u>Crimp Contacts</u>. Crimp rear-release contacts are preferred for all multi-contact nonhermetic connectors. Solder contacts shall be limited to potted and hermetic applications.
 - e. <u>Crimp Tools</u>. As a minimum, crimping tools shall comply with the Class II requirements of MIL-C-22520 and shall be tested and inspected for condition and performance before each use.
 - f. <u>Insertion/removal tools</u>. Insertion/removal tools shall be as specified in the detail MIL-C-39029 military specification for the associated military contact or as specified by the connector manufacturer.
 - g. Cavity Filling Plugs. All unused contact cavities shall be filled with Teflon cavity filling plugs.
 - h. <u>Mounting</u>. Rectangular or printed circuit board connectors, which are retained in position by only the contact solder terminations, shall not be acceptable within the scope of this document.
 - i. <u>Closed Entry Socket Contacts</u>. Socket contacts shall be of the closed entry type. Exception shall be the protruding socket / recessed twist pin construction of the MIL-C-83513 microminiature connectors.

j. <u>Insulation Displacement Wire Termination</u>. Connectors containing insulation displacement wire termination contacts shall not be acceptable within the scope of this document.

3.1.2 <u>Coaxial and Twinaxial Connectors.</u> Only SC series, BMA, SMA, SSMA, SMP, TNC, TRB, and TTM connectors shall be used. The following criteria shall apply:

- a. <u>EMI Tight</u>. All connectors and equipment shall be designed such that there are no exposed holes (openings) extending from the center conductor of the connector. This applies after the connectors are mounted and fully mated on the equipment.
- b. <u>Stress Relief</u>. All attachments to the connector terminations shall provide for six directions of movement (±X, ±Y, ±Z) due to thermal cycling and vibration. The use of ribbons and butterflies is acceptable. On cabled connectors, when semi-rigid cable is used, the cable shall also be designed for six directions of movement. The use of 360-degree loops on semi-rigid cables is acceptable. All designs shall provide for a maximum of 400 pounds per square inch of stress at the connector termination under worst case environmental, handling, and mating loads.
- c. <u>Pin Contact</u>. The use of the center conductor of a cable as the pin contact (male) for the connector, is not acceptable. Only captivated contacts per 3.1.2.1.1 herein shall be used.
- d. <u>Wrench Flats</u>. The equipment shall be provided with wrench flats, or equivalent, to prevent rotation during the connector mating process.
- e. <u>Jam Nut Mounting</u>. When jam nuts are used to mount a connector, after torquing the jam nut, both the jam nut and the hex portion of the connector body shall be spot bonded on all six flats to the equipment.
- f. <u>Cable Bends</u>. The start of any cable bends shall be a minimum of 0.100 inch from the rear of the connector.
- g. <u>Threaded Connections</u>. All threaded connections shall be fully tightened and then spot bonded to inhibit loosening.
- h. Bulkhead Connectors. Bulkhead connectors of the two-hole mounting type shall not be used.
- i. <u>Inner Contacts</u>. The inner contacts of all connectors shall be of a one-piece design with no threaded, soldered, welded, or brazed joints. All solder pots (holes) shall be provided with a cross (bleed/vent) hole at the bottom.
- j. <u>Plating</u>. All copper base parts (except lockrings) and solderable stainless steel parts shall be gold plated in accordance with MIL-G-45204, Type I, Grade C, Class 1 (0.000050 minimum); over nickel of 0.000050 minimum. In addition, the gold plating thickness shall be a maximum of 0.000200 inch on all solderable parts. All other stainless steel metal parts shall be passivated per QQ-P-35, Type I. Lockrings shall be unplated. All plated parts shall be capable of meeting the plating thickness and plating adhesion tests of MIL-G-45204. Only the bend test for plating adhesion of MIL-G-45204 shall be performed. When stainless steel is used, verification testing is required to ensure that any intermodulation of signals is acceptable.

3.1.2.1 <u>Coaxial Connector Workmanship</u>. Each connector shall be visually examined for the following workmanship characteristics at 7X minimum magnification. A magnification up to 30X may be used to verify a suspected workmanship defect. When the following examinations are performed, the lighting shall be such as to illuminate the part as directly as possible. This may be accomplished by fiber optic illumination, or a vertical illuminator attached to the microscope.

3.1.2.1.1 Contact Captivation. Connectors, which use epoxy captivation, shall meet the following:

- a. The epoxy staking material shall fill the entire hole in the body of the connector but may exhibit a depression not exceeding 0.015 inch except when connectors are rear epoxy captivated per Figure 5, the depression may be up to 0.040 inch and there shall be no protrusion of the epoxy above the face of the flange.
- b. In the case where the wall thickness is less than 0.030 inch at the thinnest point, the depression shall not exceed 50% of the wall thickness.
- c. Visible voids and fractures (cracks) of the epoxy staking material shall meet the following criteria. Voids in the epoxy are normally caused by entrapped air bubbles, which are observed as light discolored areas within the epoxy.
 - (1) When the concentration of voids in the epoxy area are greater than 25% of the diameter of the epoxy staking hole they are not acceptable.

- (2) When a single void in the epoxy area is greater than 25% of the diameter of the epoxy staking hole it is not acceptable.
- (3) In the case where small single voids are in various placements in the epoxy area, and if grouped together, are greater than 25% of the diameter of the epoxy-staking hole, they are not acceptable.
- (4) Voids at the epoxy surface are not acceptable.
- (5) Any foreign material entrapped within the epoxy is not acceptable.
- (6) Any evidence of fractures or cracks in the epoxy staking material is not acceptable.
- (7) Separation between the epoxy staking material and the connector shell interface (epoxy hole) is not acceptable.
- d. Epoxy shall be permitted on the connectors except for the inside surfaces of solder pots, the reference planes, on the mating surfaces of pin contacts in the area up to 0.095 inch as measured from the tip of the pin, and on the inside surfaces of socket contacts in the area up to 0.020 inch as measured from the face of the socket contact.
- e. Epoxy stains which are not on the surfaces of the connectors and contacts but are in the pores of the connectors and contacts are acceptable.

3.1.2.1.2 <u>Body Joints</u>. Connector body parts joined by brazing, soldering, welding, etc. shall meet the following criteria:

- a. The contour of the outside filler joint shall be of a uniform radius with a minimum amount of excess material or flash, over the adjacent surfaces.
- b. Evidence of material alloy must appear at all edges of the joint indicating penetration or flow through the joint.
- c. Pin holes in joints are acceptable provided the maximum diameter does not exceed 0.015 inch, and that the total number of pin holes does not exceed three (3) in a single joint.

3.1.2.1.3 <u>Plating Adhesion</u>. The adhesion of the plating and all underplatings shall be such that when examined at a magnification not to exceed 7 diameters, neither the plating nor any underplating shall show blistering, peeling, lifting, cracking, or flaking from the base metal or from each other at their interface.

The interface between plating and the base metal is the surface of the base metal before plating. If peeling or lifting of the plating occurs at the interface after the crush or bend test, the plating shall lift or peel greater than 0.050 inch from the fracture at that interface to be considered a failure. Each plated piece part of the sample may be bent repeatedly through an angle of 180 degrees or crushed until fracture of the base metal occurs. When the crush method is employed, the samples under test shall only be crushed until fracture of the base metal occurs. When crushing the connector contacts, the solder pot of the contact under test shall be crushed just enough to fail the base metal and shall conform to the example below. Suitable equipment shall be used to cause the fracture to occur in the area where plating adhesion is to be determined. A sharp, pointed tool shall be used to determine if any area of plating can be separated from the base metal.

3.1.2.1.4 <u>Plating Quality</u>. The quality of the plating and all underplating shall be such that when examined, neither the plating nor any underplating shall show blistering, peeling, lifting, cracking, or flaking from the base metal or from each other at their interface.

3.1.2.1.5 <u>Gold Plating Uniformity</u>. The gold plating shall be visible on the surfaces of all contacts, solder pots, holes, corners, edges, etc. In addition, solder pots shall show no evidence of discoloration, contamination and/or peeling of plated surfaces. Gold plating is required on the inside surface of the socket contact from the bottom of the slots to the base of the inside diameter; discoloration, blisters, peeling and contamination is not acceptable from the bottom of the slots to the base of the inside diameter. Also, missing plating on the inside of epoxy captivation holes is permissible. Minor nicks and scratches in non-functional areas are permitted.

3.1.2.1.6 <u>Socket Contacts</u>. All center socket contacts shall meet the following visual examination at 30X magnification.

a. Socket contacts shall not exhibit cracks at the bottom of the slots (bifurcation) either on the inside or outside diameter of the contact.

- b. Socket contacts shall not be permitted to have burrs on the edges of the slot, both on the outer and inner areas.
- c. Socket contacts shall meet the requirements of paragraph 3.1.2.1.4 and 3.1.2.1.5 herein at 30X magnification.

3.1.2.1.7 <u>All Contacts.</u> Burrs shall be allowed to exist on the back end terminations of center contacts with slots, provided that when the burrs are on the inside diameter of the slot, the burrs shall not exceed the tolerance dimension of the slot. The slot dimension shall never be less than the minimum allowable dimension.

3.1.2.1.8 Contamination. Connector interfaces exhibiting contamination shall meet the following criteria:

- a. Contamination covering any portion of the circumference of the shell (reference/datum plane) shoulder shall be considered not acceptable.
- b. Gold flakes, metal shavings, thread shavings or any foreign material constituting more than 5 percent of the Teflon surface area or reducing the effective dielectric radius by 1/3 are not acceptable.

3.1.2.1.9 <u>Connector Body Deformation</u>. Male connector bodies (connectors with coupling nuts) shall not exhibit deformation of the body (the reference plane at the connector interface) such as those that can be caused by torquing a mating female connector during proof torque testing.

3.2 <u>Recommended Physical Configurations.</u> Connectors on equipment enclosures to which typical wiring harnesses interface shall have physical configurations compliant with the physical configurations of the following:

- a. MIL-DTL-5015, Series MS345X, Class L (Rear Release Types)
- b. MIL-DTL-24308 (Rack and Panel, Rectangular)
- c. MIL-C-26482 (Circular, Miniature, Quick Disconnect, Environment Resisting)
- d. MIL-DTL-38999 (Circular, High Density)
- e. MIL-PRF-39012 (Coaxial Connectors)
- f. MIL-C-39029 (Contacts)
- g. MIL-DTL-55302 (Printed Circuit Boards)
- h. MIL-DTL-83723, Series III (Circular, Environmental Resisting)
- i. MIL-DTL-83733 (Rack and panel, Rectangular)
- j. MIL-DTL-83513 (Rectangular Microminiature)
- k. MIL-C-85049 Backshells and Hardware
- I. MSFC 40M38277 NASA Marshall Space Flight Center Connectors
- m. MSFC 40M38298 NASA Marshall Space Flight Center Connectors
- n. MSFC 40M39569 NASA Marshall Space Flight Center Connectors and Hardware

4. QUALITY ASSURANCE

Quality assurance provisions shall be in accordance with the "General Requirements", Section 4 of this specification and the following:

4.1 <u>In-process Controls.</u> In-process controls shall be in accordance with the requirements of the applicable military specifications.

4.2 <u>Group A Requirements</u>. Group A requirements shall be in accordance with the requirements of the applicable military specifications.

4.3 <u>Group B Tests.</u> Group B tests shall be in accordance with the Group B requirements of the applicable military specifications.

4.4 <u>Qualification Tests.</u> Qualification testing shall be in accordance with the requirements of the applicable military specifications. As a minimum, connectors shall be mated/demated a minimum of 10 times. With each mate/demate, the insertion and removal forces shall be measured. No increase in insertion or removal force shall be allowed.

4.5 <u>Incoming Inspection DPA.</u> Incoming inspection DPA shall be in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin (or >97% purity), zinc, or cadmium).

5. REGISTERED PMP

- 5.1 Reliability Suspect Parts.
 - a. Inserts of nonapproved organic materials
 - b. Non-captivated coaxial contacts
 - c. Nickel, ferromagnetic, or ferromagnetic materials on RF connectors where intermodulation of signals would be a problem
 - d. Filtered pins
 - e. Dissimilar metal mates
 - f. External flat cable connectors
 - g. Multi-pin connectors without cavity sealing plugs in unused cavities
 - h. Soldered terminations of outer conductors of coaxial semi-rigid cables using other than Sn96 type solder.

6. PROHIBITED PARTS

- a. Cadmium plating
- b. Zinc plating
- c. Silver contact overplate or underplate
- d. Wire wrap contacts
- e. Tin coated shells or contacts (see Section 4, paragraph 4.3.3)
- f. Use of center conductor of RF coaxial cables as pin contacts
- g. Gold plating over copper without a nickel underplate




FIGURE 300-1. Maximum Hot Spot Temperature Versus Service Life

7. DESTRUCTIVE PHYSICAL ANALYSIS

Per MIL-STD-1580 Requirement 11.

CONNECTORS, FILTERED

1. SCOPE. This section sets forth detailed requirements for space-qualified connectors containing filter elements. Filter elements may include capacitors, inductors, resistors and diodes. Additional information and guidance for the general use of connectors can be found in Section 300 and in MIL-STD-1353 (CANCELED).

2. APPLICATION. The selection and use of connectors shall be in accordance with Section 300 herein.

2.1 Derating. Filtered connectors shall be derated as follows:

The current shall be derated such that the temperature of any connector will be less than the lower of the maximum rated connector temperature minus 50°C or the maximum derated temperature of any individual filter element. In no case shall this current exceed 70% of the rated current for the contact.

The voltage across ceramic capacitor elements shall be derated according to the requirements of Section 210.

Resistors shall be derated according to the provisions of the applicable section in this document.

Diodes shall be derated according to the applicable provisions of Section 500.

2.2 <u>Hot Spot Temperature versus Service Life.</u> The requirements of Section 300 shall apply. In addition, the temperature of individual components installed within the connector shall not exceed their maximum derated temperature for that device.

2.3 <u>End-of-life Design Limits</u>. The end of life design limits shall be according to the requirements of the applicable section herein for the specific filter element.

2.4 <u>Aging Sensitivity.</u> Filtered connectors contain circuit elements such as capacitors that exhibit aging effects. In the case of certain capacitor dielectric formulations, aging can result in a capacitance decrease over time under bias. Effects specific to each component type are described in the applicable section within this document.

3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements.</u> Design and construction shall be in accordance with the requirements of the applicable filtered connector specification and the requirements of this document.

- 3.1.1 Electrical Connectors. The following criteria shall apply:
 - a. Passivated stainless steel is preferred for hermetic applications.
 - b. Silver shall not be used as a contact overplate finish or as an underplate. However, silver may be used for plating the ground spring.
 - c. All organic materials used in the manufacture of connectors, connector accessories, and protective caps shall meet the outgassing requirements of Section 4, paragraph 4.1.9 of this document.
 - d. Crimped rear-release contacts are preferred for all multi-contact non-hermetic connectors. Solder contacts shall be limited to potted and hermetic applications.
 - e. Nickel, ferromagnetic, or ferromagnetic materials shall not be used where intermodulation of signals would be a problem.
 - f. Plating or finish shall be gold or passivated stainless steel. When stainless steel is used, verification testing is required to ensure that any intermodulation of signals is acceptable.
 - g. Designs containing ferrite beads that are utilized in high vibration environments shall employ conformally coated ferrites to minimize the dust generated by the motion of the ferrites against other circuit elements.
 - h. For ceramic arrays utilizing soldered contacts, the connector assembly processes shall allow for thorough cleaning of both faces of the array such that residual flux is not an issue.

Section 310 CONNECTORS, FILTERED

3.1.2 <u>Recommended Physical Configurations.</u> The following connector styles are commonly customizable to include various filter designs:

- a. MIL-PRF-24308 B (rack and panel, rectangular)
- b. MIL- PRF-38999 (circular, high density)
- c. MIL- PRF-39012 (coaxial connectors)
- d. MIL-PRF-83513 (rectangular microminiature)

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 <u>In-process Controls.</u> In-process controls shall be in accordance with both the Class S (T where available) requirements of the applicable military specifications for both the connector interface and the individual filter elements. Individual elements such as diodes, capacitors, etc. shall be processed as described elsewhere in this document for Class S components prior to being installed into the connector. Ceramic capacitor arrays shall be procured to the requirements specified in Section 217.

4.2 <u>Group A Requirements.</u> Group A testing is 100% screening performed at the connector level. Group A requirements shall be tailored based on the applicable Class S requirements in this document for the specific connector filter design. For example, pi filters shall undergo Group A testing per the Class S requirements of MIL PRF 28861. (For an example, see Table 310-I). Transient suppressor designs containing diodes shall undergo the Group A requirements for Class S product tailored per MIL PRF 19500, etc.

4.3 <u>Group B Tests.</u> Group B tests shall be tailored in accordance with the requirements for the specific filter design and the specific connector interface. At a minimum, Group B testing shall include a 100-cycle thermal shock at the rated temperature extremes followed by 1,000-hour life test on the same set of samples, and humidity exposure (85% relative humidity at 85°C, and the test voltage shall be either 1.5V maximum when the part is used at <10V, or rated voltage). Individual components within the filter shall have independently undergone their specific Class S Group B requirements at the piece-part level.

4.4 <u>Qualification Tests.</u> All piece-parts used in filter construction, as well as the connector interface, require qualification. Qualification testing shall be in accordance with the applicable requirements in the applicable military specifications.

4.5 <u>Incoming Inspection DPA.</u> Piece-parts used in the filter connector assembly shall undergo DPA in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, unplated brass or cadmium). Completed filter connectors shall undergo DPA to evaluate the workmanship and quality of the assembly, soldered interfaces as well as any forbidden materials.

- 5. REGISTERED PMP
- 5.1 Reliability Suspect Parts
 - a. Silver contact overplate or underplate
 - b. Inserts made of nonapproved organic materials
 - c. Noncaptivated contact coaxials
 - d. Nickel, ferromagnetic, or ferromagnetic materials on RF connectors
 - e. Dissimilar metal mates
 - f. External flat cable connectors

6. PROHIBITED PARTS LIST. The following parts, part styles, and part types shall not be used unless in accordance with contractor's approved PMP Control Plan.

- a. Parts with cadmium plating
- b. Parts with zinc plating

Section 310 CONNECTORS, FILTERED

- c. Parts with wire wrap contacts
- d. Parts with pure tin coated shells or contacts (see Section 4, Paragraph **4.3.3**). Note pure tin is defined as plating with less than 3% of an impurity metal such as lead.)
- e. EMI or RF filters with tubular ceramic elements
- f. Plastic encapsulated diodes
- g. Non-passivated, metal film resistors
- h. Other prohibitions shall be per the prohibitions listed in the applicable sections for each piece part used in the filter assembly

TABLE 310-I - GROUP A REQUIREMENTS FOR EMI FILTER CONNECTORS WITH CERAMIC ARRAYS

| Inspection/Test 1/ | Requirement | Method | Sample |
|---|-------------------------------|--|------------------------------------|
| Electrical characteristics (C, DF, DWV, and 25°C & 125°C IR) | Per detailed Specification | Per detailed Specification | 100% |
| Insertion loss at ambient temperature (100 MHz) | Per detailed Specification | Per detailed Specification | 5 lines per connector (100%) |
| Thermal shock | Per detailed Specification | 20 cycles minimum, MIL-STD- 202, Method 107, Condition A, except step 3 shall be at 125°C. | 100% |
| Electrical characteristics | Per detailed | Per detailed Specification | 100% |
| (C, DF, DWV, and 25°C & 125°C IR) | Specification | | |
| Voltage conditioning | Per detailed Specification | Voltage conditioning shall be performed at twice rated voltage at 125 (+3, -0) °C for a minimum of 168 hours and a maximum of 240 hours. There shall be no failures in the last 48 hours of burn-in. | 100% |
| Electrical characteristics (C, DF, DWV, and 25°C & 125°C IR) | Per detailed Specification | Per detailed Specification | 100% |
| Insertion loss at ambient temperature (100 MHz) | Per detailed Specification | Per detailed Specification | 5 lines per connector (100%) |
| Visual/Mechanical Inspection | Per detailed Specification | 3 to 10X magnification | 100% |

1/ PDA for all electrical measurements and voltage conditioning is 5%.

QUARTZ BULK ACOUSTICAL WAVE COMPONENTS

(QUARTZ CRYSTALS & QUARTZ HYBRID CRYSTAL OSCILLATORS)

1. SCOPE. All quartz bulk acoustical wave components selected for the system application shall meet the requirements specified herein, unless otherwise approved by the program. This section covers the selection of quartz bulk acoustical wave components for space application.

2. APPLICATION. Quartz bulk acoustical wave component quality and reliability level, critical parameters, and environments for the system application shall be established as defined below. The part application in the system shall form the basis for the technical requirements of each part and critical performance parameters. System application considerations shall include areas such as thermal, mechanical, radiation, derating, End-Of-Life limitations, mounting recommendations, and other design considerations necessary to ensure the high reliability of the parts as used in each space and launch vehicle application. The design and construction, and the quality assurance requirements shall be established and documented in specifications to ensure their performance and the necessary quality for their space and launch vehicles applications.

3. STANDARDIZATION & SELECTION. All quartz bulk acoustical wave components selected for the system application shall meet the following basic requirements.

3.1 <u>Quartz Bulk Acoustical Wave Component Selection</u>. The selected devices shall have demonstrated the ability through characterization and test to meet the worst-case requirements (application and acceptance/qualification) with margin to compensate for manufacturing variations and End-Of-Life considerations. The contractor shall insure that the worst-case conditions include recognition of ground tests performed at the subsequent levels of integration and not only those seen during flight. Where assessment data does not exist the contractor shall define the technical criteria detailing how the capability of each selected device will be verified.

3.2 <u>Design Analysis</u>. As a minimum, the quartz bulk acoustical wave component design shall make allowances for worst-case variations, to compensate for the following manufacturing variations and End-Of-Life parameter limits in the following:

- a. Lapping/Polishing Thickness
- b. Etching
- c. Contour
- d. Surface finish
- e. Crystal Angle
- f. Metallization Thickness
- g. Electrical Contact Adhesion
- h. Mass loading or mass removal (used for resonant frequency adjustment)
- i. Aging Mechanisms

Critical performance parameters shall be identified such that they can be documented in the detailed specifications, including appropriate verification requirements.

3.3 <u>Thermal Analysis.</u> As a minimum, a thermal analysis shall be performed to ensure the selected quartz bulk acoustical wave component is used within the derated temperature limits of the part.

3.4 <u>Mechanical Analysis.</u> As a minimum, mechanical stress analysis shall be performed to establish the mechanical stress for each quartz bulk acoustical wave component, including those incurred during manufacturing, handling, and testing. The mechanical design shall make allowances for worst-case variations in mechanical stress due to temperature excursions, mismatches of thermal coefficient of expansion, mechanical shock, mechanical vibration, and acoustical vibration.

3.5 <u>Radiation Environment Considerations</u>. As a minimum, the effects of the expected radiation environments on the quartz bulk acoustical wave component performance in the application shall be analyzed and or tested to verify the component will operate successfully. All mitigation strategies shall be documented. The environments addressed will include the expected natural space environment calculated over the intended life of the mission and any additional nuclear enhanced environment specified in the system requirements document.

3.6 <u>Design Margin</u>. A design criterion shall be established, documented, and verified for all selected quartz bulk acoustical wave components to provide adequate performance that meets the application requirements. The design margin shall cover electrical, thermal, mechanical, and radiation performance margin over the worst-case conditions.

3.7 <u>Reliability Analysis</u>. A reliability analysis shall be performed to verify the quartz bulk acoustical resonator selected for the application will meet the system mission needs with margin as defined by the program requirements.

3.8 <u>Failure Modes and Effect Analysis (FMEA).</u> The quartz bulk acoustical wave component failure modes and their effects on the system application shall be identified and analyzed. The contribution of these failure modes to risk of system failure shall be mitigated.

4. QUARTZ BULK ACOUSTICAL WAVE COMPONENT DESIGN. The quartz bulk acoustical wave components shall meet the appropriate MIL-PRF-3098 and MIL-PRF-55310 Class S Level device requirements. QPL-55310 CLASS S LEVEL QUARTZ BULK ACOUSTICAL WAVE COMPONENTS ARE NOT EXCLUDED FROM THE REQUIREMENTS OF THIS DOCUMENT. Any changes to the design of the quartz bulk acoustical wave component used within a qualified QPL-55310 product shall be considered a major design change to that product, and shall be re-qualified.


4.1 <u>Quartz Bulk Acoustical Wave Component Performance.</u> The quartz bulk acoustical wave components electrical, thermal, mechanical, radiation, and reliability performance needed for the application shall be verified over the manufacturer's recommended operating conditions.

4.1.1 <u>Quartz Bulk Acoustical Wave Component Characterization And Qualification.</u> The quartz bulk acoustical wave components shall be fully characterized and qualified for space application. All failure modes shall be identified and mitigated. The mitigation shall fully document the tests, pass/fail criteria, and design strategies as appropriate. Where assessment data does not exist the contractor shall define and describe how the capability of each selected device will be verified. This shall include the configuration controls that ensure the flight devices are form, fit, function, and performance equivalent to the evaluated parts.

4.1.2 <u>Electrical Parameters.</u> All critical parameters needed for the application shall be specified and verified over the established minimum and maximum rated operating temperature range.

4.1.3 <u>Quartz Bulk Acoustical Wave Component End-Of-Life</u>. The End-Of-Life values shall be defined for all critical parameters.

4.1.4 <u>Mechanical Mounting and Electrical Contacts</u> The design of the mechanical mounting and electrical contacts used in the construction shall be compatible with the thermal properties of the quartz bulk acoustical wave component. The quartz bulk acoustical wave component mechanical mounting and electrical contacts materials shall be compatible with the metallization of the quartz bulk acoustical wave component and shall not harden, soften, blister, flow, crack, peel, flake, break, develop intermetallics or Kirkendall voids, or otherwise lose its properties during and after exposure to all environmental conditioning and qualification, and next assembly environments.



Two-point Mount Package Three- and Four-point Mount Package

FIGURE 400-1 TYPICAL MOUNTING STRUCTURES

4.1.4.1 <u>2 Point Mounting.</u> 2 point mounting generally provides unreliable mounting structures in light of the expected accelerations the final system will experience and shall not be used.

4.1.4.2 <u>3 Point Mounting.</u> 3 point mounting generally provides a reliable mounting structure in light of the expected accelerations the final system will experience. However, it is unnecessary to place each of the mounting points at 120° angles from one and other. (Mechanical displacements within the resonator that are nominal to the operation of bulk acoustical devices can be distorted by poorly designed mounting locations.)

4.1.4.3 <u>4 Point (or More) Mounting.</u> 4 point mounting (or more than 4 points mounting) also provides a reliable mounting structure in light of the expected accelerations the final system will experience. However, it is unnecessary to place each of the mounting points at equal angles from one and other. (Mechanical displacements within the resonator that are nominal to the operation of bulk acoustical devices can be distorted by poorly designed mounting locations.)




FIGURE 400-2 TYPICAL CANTILEVER MOUNT

4.1.4.4 <u>Cantilever Mounting.</u> Strip resonators and tuning fork resonators are examples of resonators that require cantilever type mounting. Mitigation of failure modes that could result from shocks, vibration and acceleration shall be performed when utilizing this mounting type.

4.1.5 <u>Materials Selection</u>. The quartz bulk acoustical wave component design and construction shall be such that it will not promote the growth of whiskers (e.g. Tin, Zinc, etc), dendrites, intermetallic formation or Kirkendall voiding, fungus, corrosion, and outgassing.

4.1.6 <u>Electrical Contacts.</u> The electrical contacts materials such as wires, tapes, bumps, columns, etc shall be compatible with the top metallization of the quartz bulk acoustical wave component. Use of bi-metallic systems, dissimilar metals, or any other systems shall not be allowed unless proven, qualified, and verified not to develop intermetallics or Kirkendall voids, cause corrosion, flow, crack, peel, flake, or break during and after exposure to all environmental conditioning and qualification, and next assembly environments.

4.1.6.1 <u>Metal Finishes.</u> All metals and metal finishes (internal as well as external) shall be such that it will not promote the growth of whiskers (e.g. Tin, Zinc, etc), dendrites, intermetallic formation or Kirkendall voiding, fungus, corrosion, and outgassing. Pure Tin (greater than 97%) shall not be allowed.

4.1.6.2 <u>Package</u>. The package design and construction shall prevent corona discharge and or arcing up to 100000ft altitude, shall not have exposed base material, crack, peel, flake, bend, or break during and after exposure to all environmental conditioning and qualification, and next assembly environments.

5. MANUFACTURING. The contractor shall insure that all quartz bulk acoustical wave components meet the manufacturing criteria below. The following major areas are to be covered under the manufacturing provisions;

- a. As Grown Quartz Bars
- b. Lumbered Quartz Bars
- c. Quartz Wafers
- d. Metallized Quartz Wafers
- e. Packaged Quartz Bulk Acoustical Wave Components, including Packaged Hybrid Assemblies containing quartz bulk acoustical wave components

5.1 "As Grown" Quartz Bars Nondestructive Screening

TABLE 400-1 "AS GROWN" QUARTZ BARS NONDESTRUCTIVE SCREENING

| Required Screening | Baseline Method Alternate Method | |
|------------------------------|--|--|
| Dimensional Measure | As a baseline, all lots of "as grown" quartz bars intended for space application shall be screened as per ICE-60758 Ed. 3 paragraph 4.2.3. | As the alternative, all lots of "as grown" quartz bars intended for space application shall be screened as per ANSI/EIA-477-A- 1990 paragraph 4.3. |
| Twinning Measure | As a baseline, all lots of "as grown" quartz bars intended for space application shall be screened as per ICE-60758 Ed. 3 paragraph 4.2.3. | As the alternative, all lots of "as grown" quartz bars intended for space application shall be screened as per ANSI/EIA-477-A- 1990 paragraph 4.5.1. |
| Cracks and Fractures Measure | As a baseline, all lots of "as grown" quartz bars intended for space application shall be screened as per ICE-60758 Ed. 3 paragraph 4.2.3. | As the alternative, all lots of "as grown" quartz bars intended for space application shall be screened as per ANSI/EIA-477-A- 1990 paragraph 4.5.2. |
| Inclusions Measure | As a baseline, all lots of "as grown" quartz bars intended for space application shall be screened as per ICE-60758 Ed. 3 paragraph 4.2.3. | As the alternative, all lots of "as grown" quartz bars intended for space application shall be screened as per ANSI/EIA-477-A- 1990 paragraph 4.5.3. |

5.2 "As Grown" Quartz Bars Destructive Screening

TABLE 400-2 "AS GROWN" QUARTZ BARS DESTRUCTIVE SCREENING

| Required Screening | Baseline Method Alternate Method | |
|------------------------------|---|---|
| Infra-red Absorption Measure | As a baseline, all lots of "as grown" quartz bars shall be screened per ICE-60758 Ed. 3 paragraph 4.2.3. | As the alternative, all lots of "as grown" quartz bars shall be screened per ANSI/EIA-477-A- 1990 paragraph 4.6. |
| Etch Channel Density Measure | As a baseline, all lots of "as grown" quartz bars shall be screened per ICE-60758 Ed. 3 paragraph 4.2.3. | As the alternative, all lots of "as grown" quartz bars shall be screened per ANSI/EIA-477-A- 1990 paragraph 4.5.5. |

5.3 Inspection Rule For Lumbered Synthetic Quartz Crystal

5.3.1 The Inspection Of Lumbered Synthetic Quartz Crystal Comprises Lot -By -Lot Tests.

5.3.1.1 <u>Inspection Lot.</u> An inspection lot shall consist of all the lumbered synthetic quartz crystals produced and assembled as crystal units as a single production lot and offered for inspection at one time. Raw material for lumbered synthetic quartz crystal shall be in accordance with the standard values, related requirements and measuring methods of this standard. All other raw materials used in the finished production lot shall be from and traceable to single manufacturing lots.

5.3.1.2 <u>Inspection Requirements.</u> The requirements for lot-by-lot testing are given in Table 400-3, and shall be performed in the order shown. The statistical sampling and inspection shall be in accordance with IEC 60410, or as otherwise agreed between the program and supplier.

5.4 Inspection Rule For Wafered Synthetic Quartz Crystal

5.4.1 <u>Crystal Angle Screening.</u> X-Ray verification of the crystal orientation shall be required. Data shall be recorded.

5.4.2 Final Finish

5.4.2.1 <u>Quartz Crystal Units Operating In Fundamental Mode.</u> The surface roughness of the final finish of all quartz crystal units operating in fundamental mode shall be less than the metallization thickness.

5.4.2.2 <u>Quartz Crystal Units Operating In Overtone Mode</u>. The final finish for plano-plano overtone mode crystal resonators shall be polished.

5.4.3 <u>Wafer Thickness.</u> Thickness verification of the crystal prior to metallization is required. Data shall be recorded.

5.5 Inspection Rule For Metallized Quartz Wafers

5.5.1 <u>Workmanship.</u> There shall be no evidence of fractures in the quartz wafer. There shall be no evidence of cracked or flaked edges. The electrode material shall be clean and untarnished.

5.5.2 Metal Adhesion Test

5.5.2.1 <u>Standard Test</u> Test the thin film electrodes adhesion of the metallized quartz wafer per MIL-PRF-55310 paragraph B.3.3.5.4.2.3

5.5.2.2 <u>Alternate Test.</u> As an alternate to paragraph 5.5.2.1 a tape test shall be performed per ASTM International document number D903-98(2004) "Standard Test Method for Peel or Stripping Strength of Adhesive Bonds" using tape inspected per ASTM International document number ASTM-D-1000.

5.5.3 <u>Final Frequency Adjustment</u>. Frequency adjustment shall not be accomplished by means of abrasion of the electrode, exposure of the crystal to halogen vapor, or by mechanical application or mechanical removal of loading material.

5.5.4 <u>Method Of Electrical Connection To The Resonator Electrodes.</u> Preferred methods of electrical connection include conductive adhesive, solder, thermocompression bond, ultrasonic bond, parallel-gap weld, electroplated metal bond, or other methods providing intimate metal-to-metal continuity. Interference, friction, crimping, or similar joining of parts unreinforced by solder, welding, or other methods shall not be used.

5.5.5 <u>Storage</u>. Storage of unpackaged crystal resonators shall be in an electrostatic protected, dry and relatively inert environment (such as a nitrogen dry box with less than 10ppm moisture level, a vacuum chamber, etc).

5.6 Inspection For Packaged Quartz Bulk Acoustical Wave Components. Packaged quartz bulk acoustical wave components are assemblies that include quartz bulk acoustical wave components within an assembly package. This includes single crystal units, crystal filters, hybrid crystal controlled oscillators, etc. Hybrid assemblies that contain quartz bulk acoustical resonators shall be screened and the elements evaluated per the space level screening requirements of MIL-PRF-38534 Class K with Burn-in Delta Aging, MIL-PRF-55310 Class S with Groups A and B, Section 960 of this document and/or the following. Single crystal units shall be screened per MIL-PRF-3098 and the following.

TABLE 400-3 INSPECTION FOR PACKAGED QUARTZ BULK ACOUSTICAL WAVE COMPONENTS

| Required Screening | Baseline Method | Alternate Method | |
|---------------------------------------|---|--|--|
| Backfill | Packaged quartz components shall be hermetically sealed in vacuum or dry backfill gas. Type of gas, purity, moisture, temperature, and pressure at sealing shall be traceable to the production lot(s). | None | |
| Nondestructive Bond Pull | As a baseline, 100% of the inspection lot shall be screened per MIL-STD-883 Method 2023. | As an alternate, sampled quantities shall be screened as per MIL-STD-883 Method 2023 paragraph 3.2. | |
| Internal Visual Inspection | As a baseline, 100% of the inspection lot shall be screened per MIL-STD-883 Method 2017, test condition H and MIL-STD-883 Method 2032 Condition M for space application. | ened be approved by the program 2017, PMPCB. TD-883 | |
| Stabilization Bake (prior to sealing) | As a baseline, 100% of the inspection lot shall be screened per MIL-STD-883 Method 1008, test condition C (150°C, 48 hours minimum) for space application. | Alternate test methodologies shall be approved by the program PMPCB. | |
| Thermal Shock | As a baseline, 100% of the inspection lot shall be screened per MIL-STD-883 Method 1011, test condition A for space application. | | |
| Temperature Cycling | As a baseline, 100% of the inspection lot shall be screened per MIL-STD-883 Method 1010, 10 cycles minimum, test condition B. This test shall be followed by an external visual and mechanical inspection for any device damage. | Alternate test methodologies shall be approved by the program PMPCB. | |
| Constant Acceleration | As a baseline, 100% of the inspection lot shall be screened per MIL-STD-883 Method 2001, test condition A, Y1 plane only, accelerated to 5000g minimum. This test shall be followed by an external visual and mechanical inspection for any device damage. | Alternate test methodologies shall be approved by the program PMPCB. | |

Table 400-3 (Continued)

| | 1 | 1 |
|--|--|--|
| Enclosed Particles (Particle Impact Noise Test, PIND) | As a baseline, 100% of the inspection lot shall be screened per MIL-STD-883 Method 2020, test condition A. The Failure criteria and screening lot acceptance of the test method shall apply. | Alternate test methodologies shall be approved by the program PMPCB. |
| Pre-Burn-in Electrical Test | As a baseline, 100% of the inspection lot shall be screened per MIL-PRF-55310 group A inspection for product level S. | Alternate test methodologies shall be approved by the program PMPCB. |
| Serialization | Each device shall be readily identified by a serial number in accordance with device requirement. | Alternate test methodologies shall be approved by the program PMPCB. |
| 1st Burn-in (load) | Burn-in shall be at full load as per MIL-STD-883 Method 1015 at 125°C, nominal supply voltage, and for a period of 240 hours minimum. | Alternate test methodologies shall be approved by the program PMPCB. |
| Post-1st Burn-in Electrical Test | As a baseline, 100% of the inspection lot shall be screened per MIL-PRF-55310 group A inspection for product level S. | Alternate test methodologies shall be approved by the program PMPCB. |
| 2nd Burn-in (load) | Burn-in shall be at full load, at 125°C, nominal supply voltage, and for a period as per the requirement. | Alternate test methodologies shall be approved by the program PMPCB. |
| Post-2nd Burn-in Electrical Test | As a baseline, 100% of the inspection lot shall be screened per MIL-PRF-55310 group A inspection for product level S. | |
| Fine Seal | As a baseline, 100% of the inspection lot shall be screened per MIL-STD-883 Method 1014 Condition A2 5x10 ⁻⁸ atm_cc/sec maximum for space application. | |
| Gross Seal | As a baseline, 100% of the inspection lot shall be screened per MIL-STD-883 Method 1014 Condition C for space application. | |
| Percent Defective Allowable Calculation (PDA) | See paragraph 5.6.4 | See paragraph 5.6.4 |

| Radiographic | As a baseline , 100% of the inspection lot shall be screened per MIL-STD-883 Method 2012. | Alternate test methodologies shall be approved by the program PMPCB. |
|-----------------|--|--|
| Solderability | As a baseline, 100% of the inspection lot shall be screened per MIL-STD-883 Method 2003 for space application. | Alternate test methodologies shall be approved by the program PMPCB. |
| External Visual | As a baseline, 100% of the inspection lot shall be screened per MIL-STD-883 Method 2009. | Alternate test methodologies shall be approved by the program PMPCB. |
| Frequency Aging | See paragraph 5.6.4 | See paragraph 5.6.4 |

Table 400-3 (Continued)

5.6.1 <u>Quartz Wafer Thickness vs. Electrode Thickness.</u> It is a common commercial practice to allow the quartz thickness to vary substantially within a production lot and utilize the electrode thickness to perform the adjustment in the resonant frequency of the bulk acoustical wave device. Where some resonant frequency adjustment using the electrode thickness can be acceptable, a poor relationship of electrode metallization thickness and quartz thickness can cause unforeseen temperature dependent, drive dependent, load dependent, etc. problems within the final system.

The wafer thickness and electrode thickness relationship within a lot is inferred by the measurement of the fundamental mode resonant frequency compared to the measurements of the resonant frequency of overtone modes of the same bulk acoustical wave device. Data shall be recorded for at least one temperature.

5.6.2 <u>Frequency-Temperature Slew Test.</u> The oscillating frequency for hybrid assemblies or the series resonant frequency at the intended overtone for packaged crystals shall be measured and recorded over the operating temperature in steps of 1.0°C. Indications of activity dips, "dead spots", out of tolerance oscillating/resonant frequency, or similar failures are indications of a lot failure.




FIGURE 400-3 ACTIVITY DIPS VS TEMPERATURE

Other electrical temperature performance can be gathered within this test.

5.6.3 Spurious Modes / Spurious Oscillation

5.6.3.1 <u>Passive Crystal Units.</u> The resistance of any unwanted mode in the frequency range of 20% around the intended operating overtone mode shall be more than twice the resistance of the intended mode when measured at the same drive level.

5.6.3.2 <u>Hybrid Oscillators.</u> Injecting a sustained wideband noise on the power supply terminal during power up can induce unwanted oscillating modes (spurious oscillation) in crystal-controlled oscillators. If at any temperature or power supply level the spurious oscillation continues with the noise source removed while not interrupting the power source, the device fails and the lot is suspect.

5.6.4 <u>Percent Defective Allowable Calculation (PDA)</u>. The Percent Defective Allowable (PDA) is a maximum number of device failures beyond which the lot is rejected. The PDA calculation includes all device failures during Burn-in and Post Burn-In electrical tests, including delta parameter failures for each burn-in test. Interim (pre and post burn-in) electrical testing shall be performed when required, to remove defective devices prior to further testing or to provide a basis for application of percent defective allowable (PDA) criteria when a PDA is required. The PDA shall be 5 percent or one device, whichever is greater. This PDA shall be based, as a minimum, on failures from group A, subgroup 1 plus deltas on the parameters (in all cases where delta parameters are required), Deltas on any additional subgroups (or subgroups tested in lieu of A-1) are subject to the PDA as required in the applicable device specification or drawing. If no device specification or Standard Microcircuit Drawing. In addition, for space applications the PDA shall be 3 percent (or one device, whichever is greater) for functional parameters failures measured at room temperature. For space application screening where an additional reverse bias burn-in is required, the PDA shall be based on the results of both burn-in tests combined. The verified failures after burn-in divided by the total number of devices submitted in the lot or sublot for burn-in shall be used to determine the percent defective for that lot, or sublot.

5.6.4.1 <u>Frequency aging.</u> Measurement of frequency aging for packaged crystal resonators shall be for aging measurement periods of 30 days or longer. The test procedure shall include the following:

After insertion into an oven operating at a temperature equal to the highest temperature inflection point of the resonator that is within the operating temperature range, the crystal resonator shall be stabilized at that temperature for 48 hours prior to beginning the measurement acquisition. The frequency of each unit shall be measured immediately after the stabilization period, and then a minimum of four times per week at intervals of at least 20 hours. The measurements obtained including allowances for the uncertainties of the instrumentation shall be fit using the method of least squares to the function:

$$f(t) = A * \ln(B * t + 1) + f_0$$

where f(t) is the frequency of the crystal oscillator, t days after the start of the aging cycle (the time origin for measurements analysis shall be the beginning of the stabilization period), and A, B, and f_0 are constants to be determined from the least squares fit.

For monotonic aging, all the measurements shall be used for the curve fitting. If the aging trend is not monotonic, the measurement period shall be extended to 40 days or longer after the extremum in the aging trend, and the measurements from 12 days after the extremum is reached to the end of the aging measurement period shall be fit to the above function.

5.6.4.2 <u>Linear Aging Projection</u>. A projected total frequency change for a period of one year or more shall be performed. The calculation shall be a linear extrapolation from the end of the aging measurement period using the coefficients A, B, and f_0 as determined from the least squares fit to $f(t) = A * \ln (B * t + 1) + f_0$

The linear extrapolation equation is

$$\Delta f(t) = \frac{A * B}{B * T_a + 1} * (t - T_a) + \Delta f_{T_a}$$

where

$$\Delta f_{T_a} = A * \ln(B * T_a + 1)$$

The square root of the least squares fit variance of the measurements from the curve-fit function shall not exceed 5 percent of the total aging change allowed during the test period. The projected total frequency change for one year shall be determined by means of a linear extrapolation from the end of the aging measurement period using the coefficients determined from the least squares fit, that is, for the total aging measurement period of T_{α} , in days (where T_{α} is 30 days or longer).

5.6.4.3 <u>Exponential Aging Projection</u>. As an alternate to paragraph 5.6.4.2 and, if the data/curve-fit error is within the uncertainties of the instrumentation, the calculation shall be a time extrapolation of

$$f(t) = A * ln(B * t + 1) + f_0$$

where the coefficients A, B, and f_0 are determined from a least squares fit to the same equation.

5.7 <u>Qualification</u>. Qualification shall be in accordance with MIL-PRF-55310 Class S.

5.8 <u>Radiation Latch-up.</u> As a baseline, 100% of the inspection lot shall be screened as per MIL-STD-883 Method 1020.

5.9 Lot Formation. The quartz bulk acoustical wave component manufacturer shall define and control the lot formation to ensure lot homogeneity.

5.10 <u>Lot Date Code.</u> Devices shall be assigned a lot Date Code with the week number and the year of device sealing. Devices shall be traceable through the lot date code to the raw materials, assembly processing and assembly location.

5.11 <u>Assembly Documentation</u>. All assembly documentation shall be available for review at the manufacturer.

5.12 <u>Facility</u>. Assembly processing shall be in a facility designed and controlled to an appropriate cleanliness level for the technology produced to prevent yield loss and latent defects due to organic and inorganic particle contamination, or from human handling. The manufacturer shall also define the action limits for the environmental control.

5.13 <u>Process Controls.</u> The quartz bulk acoustical wave component manufacturer shall establish in-process controls for key areas to verify (wafer mounting and wafer saw, wire bonding, die attach, lid seal, particle detection, lead trimming, final lead finish, etc) fabrication steps required to guarantee uniform and homogeneous lot processing. The monitoring process shall document and define: frequency of tests, sample sizes, verification criteria, control and action limits, as well as disposition of the non-conforming devices.

5.14 <u>Wire Bonding.</u> The manufacturer shall define, baseline, monitor, and control the wire bond process. As a minimum, the bonding method, wire size, wire diameter, machine set-up, frequency of set-up verification, the bond strength, bond placement, loop height, bond deformation shall be defined and controlled. All instances of bond lifts, intermetallic and Kirkendall voids formation, shall be rejected and investigated to eliminate the possibility of open bond latent failures. The minimum pull strength documented in MIL-STD-883 TM 2011 shall be used only as a starting point and shall not be used for process control limits.

5.15 <u>Mechanical Mounting</u>. The manufacturer shall define, baseline, monitor, and control the mechanical mounting process. The process shall define, document, and control, as a minimum, the mechanical mounting method, attach materials composition, equipment set-up, temperature profile, curing time, and inspection criteria.

5.16 Lid Seal. The manufacturer shall define, baseline, monitor, and control the lid seal process. The process shall define, document and control, as a minimum, vacuum bake temperature and time, sealing method, sealing

environment (Argon, He, etc.), glove box controls (moisture, Oxygen, pressure, air flow), sealing materials composition, equipment set-up, temperature profile, and inspection criteria. The lid seal process shall be controlled such that the sealed components contain less than 5000 ppm of moisture, with no corrosive gases and/or compounds, and shall not have any loose particles that could bridge or damage the devices.

5.17 <u>Lead Trim.</u> The manufacturer shall define, monitor, and control the lead trim process. As a minimum, the tooling and equipment, equipment set-up, and verification process shall be defined and controlled. The devices shall not have exposed metal, damaged glass seals, damaged leads, or otherwise degrade after the lead trim operation.

5.18 <u>Final Lead Finish.</u> The manufacturer shall define, monitor, and control the lead finish process. As a minimum, the tooling and equipment set-up, depth of immersion, verification process for the finish composition, and lead finish method, shall be defined and controlled. The devices shall not be stripped and re-plated unless this process has been qualified for the package and technology proposed.

5.19 <u>Changes.</u> All changes shall be controlled in accordance with MIL-PRF-3098 and MIL-PRF-55310 for Class S Level as appropriate.

5.20 <u>Screening.</u> All quartz bulk acoustical wave components delivered shall be tested to eliminate manufacturing defects causing infant mortality and early life failures and shall meet the requirements of MIL-PRF-3098 and MIL-PRF-55310 for Class S Level.

5.21 <u>Qualification and Quality Conformance Inspection.</u> Qualification and Quality Conformance Inspection shall meet the appropriate requirements of MIL-PRF-3098 and MIL-PRF-55310 for Class S Level.

6. RELIABILITY SUSPECT QUARTZ BULK ACOUSTICAL WAVE COMPONENTS. The following quartz bulk acoustical wave component types and technologies shall not be used unless approved by the program:

- a. Hot welded cans
- b. Plastic encapsulated units
- c. Packages other than those defined in MIL-C-49468 Specification Sheets 1, 4, 7, 8, 9, 14, or 15, MIL-STD-1835, or MIL-PRF-55310
- d. Programmable units, which do not program with a single pulse
- e. Internal organic/polymeric materials (lacquers, varnishes, coatings, adhesives, or greases)
- f. Flip chips
- g. Beam leaded devices
- h. Bimetallic lead bond at die
- 6.1 Prohibited PMP
 - i. Nonpassivated devices
- j. Internal desiccants
- k. Ultrasonic cleaned parts
- I. All tin coated, or undercoated packages of leads (Whisker growth)

7. PROCUREMENT. The contractor shall be responsible for implementing and managing a supplier control program to control, manage, and verify the procurement of quartz bulk acoustical wave component devices. As a minimum, the contractor shall address supplier selection, supplier verification, supplier corrective action, supplier rating, frequency of supplier audits, etc. In addition, the contractor shall define the incoming receiving inspection performed on received quartz bulk acoustical wave components including verification, data review and supplier required data items, shelf life control, quartz bulk acoustical wave component storage and kitting, ESD handling, etc.

8. INCOMING INSPECTION DPA. The procuring activity shall verify the workmanship and the internal Design and Construction through a Destructive Physical Analysis (DPA) performed by the procurement activity or at an independent laboratory. The DPA shall meet MIL-STD-1580 unless otherwise approved by the program. The requirements of Section 400 supplement the general requirements in Section 4 of MIL-STD-1580.

SECTION 500

DIODES

See Section 1400 Semiconductors (Transistors and diodes)

SECTION 600

EMI AND RFI FILTERS (FS)

(MIL-PRF-28861, CLASS S)

1. SCOPE. This section sets forth detailed requirement for low-pass RFI and EMI filters. All parts selected for the system application shall meet the requirements specified herein, unless otherwise approved by the program. Alternate approaches to meeting particular requirements shall be proven equivalent or more stringent than specified herein.

2. APPLICATION

2.1 Derating

2.1.1 <u>Voltage Derating</u>. Filters shall not be used at more than 50 percent of their rated voltage at the specified temperature.

2.1.2 <u>Current Derating.</u> The DC current shall be limited to 75 percent of the maximum rated current at the specified temperature.

2.2 End-of Life Design Limits

| Capacitance | ±20 percent of specification limits for BX or BR dielectric |
|-----------------------|---|
| Insulation Resistance | 50 percent of specification limit |

2.3 <u>Electrical Considerations.</u> Under certain conditions, the current parameters of the filter are governed by the transient surge current (I_s). In order to determine whether a filter can withstand a known surge current, the following analysis shall be used. A filter shall not be exposed to a transient current that could damage the device.

Transient Current. With no load current flowing:

- I_S = Surge current (amperes)
- I_R = Rated DC current (amperes)
- t_s = Duration of I_s (microseconds)

Then, if t_s multiplied by I_s is less than 1.4 I_R , the filter should not be damaged.

Rated Load Current. With rated load current, I, flowing:

Then, if t_S multiplied by I_S is less than 0.4 I_R , the filter should not be damaged.

2.4 Mounting.

2.4.1 Installation and Soldering. Installation and soldering shall be in accordance with Section 3500.

Section 600 EMI AND RF FILTER (FS)

2.4.2 <u>Stud Mounting.</u> Stud mounted devices shall not have the mounting nut torqued more than the specified limit. Never hold the filter body (to keep it from turning when the nut is being tightened or loosened) unless the filter is expressly designed for this purpose. Only internal-style tooth lockwasher shall be used to cut through any mounting surface contamination and the lockwasher shall only be inserted between the filter and mounting surface and not between the nut and mounting surface. Insulation resistance or dielectric with standing voltage should be performed after torquing.

2.4.3 <u>Connecting Wires.</u> When connecting wires to the device, always heat sink the filter stud lead. Caution, rework involving solder removal by wicking may damage high temperature solder seals in stud leads.

2.5 <u>Aging Sensitivity</u>. Filters with ceramic discoidal capacitors using BR or BX dielectrics can exhibit capacitance decreases of 2.0 to 4.0 percent per decade hour.

3. DESIGN AND CONSTRUCTION. Filters used for EMI and RFI are usually L, C, Pi, or T sections made up of toroidal wound or ferrite bead inductors and capacitors or of simple feedthrough capacitors. Ceramic capacitors are used in most smaller EMI filters requiring low RF currents.

3.1 <u>Requirements.</u> Design and construction shall be in accordance with the Class S requirements of MIL-PRF-28861 and the requirements of this document. Piece parts that are utilized in manufacturing the filters, such as magnetic devices, resistors and capacitors, shall also meet the applicable requirements of their sections in this document.

3.2 <u>Outgassing.</u> All organic materials used in the construction of the part shall comply with the outgassing requirements defined in Section 4.

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 <u>In-process Controls.</u> In-process controls shall be in accordance with the Class S requirements of MIL-PRF-28861.

4.2 <u>Group A Requirements.</u> Group A requirements shall be in accordance with the Group A screening requirements of MIL-PRF-28861, Class S.

4.3 <u>Group B Tests</u>. Group B tests shall be in accordance with the Group B tests of MIL-PRF-28861, Class S requirements.

4.4 <u>Qualification Tests.</u> Qualification testing shall be in accordance with the Class S requirements of MIL-PRF-28861.

4.5 <u>Incoming Inspection DPA.</u> Incoming inspection shall be in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

4.6 <u>Solder Dip/Retinning.</u> When solder dip/retinning is performed, the subsequent 100% testing, as specified in the applicable military specification, shall be performed.

5. REGISTERED PMP

5.1 Reliability Suspect Parts

- a. Devices with suspect constituents (see specific capacitor, etc. sections)
- b. Nonhermetic devices (polymeric seals)
- c. Filters without glass end seals are both subject to corrosion and may outgas significantly. Gold-plated parts with polymeric end seals are especially subject to moisture penetration and outgassing.
- d. External tooth locking hardware

6. PROHIBITED PARTS LIST

- a. EMI or RFI filters with tubular ceramic elements
- b. EMI or RFI filters with prohibited materials in their construction, including the hardware that come with the parts (see Section 4, Paragraph 4.3.3)

SECTION 700

FUSES

1. SCOPE. This section sets forth detailed requirements for fixed, high reliability sealed fuses intended for use in space applications. All parts selected for the system application shall meet the requirements specified herein, unless otherwise approved by the program. Alternate approaches to meeting particular requirements shall be proven equivalent or more stringent than specified herein.

2. APPLICATION. Electrical overload protection, when required, is usually considered part of the electrical power control subsystem. When fuses are required, the current ratings of the fuses shall be determined at specified operating conditions. These conditions typically vary for each application and include:

- a. Fuse case temperature
- b. Connections/attachment method to the circuit
- c. Open Circuit Voltage
- d. Maximum current delivered by the power source. The fuse selected shall be matched to the maximum current of the power source, such that the current shall not be so low as to fail to blow the fuse nor so high as to destroy the fuse completely.
- e. When heritage, hollow-body, wire element fuses are used, vibration and shock levels (i.e. pyro shock) in the application must be reviewed. A vibration and shock test shall be performed as part of the lot conformance tests. The vibration and shock test levels shall meet that of the worst case application.

2.1 <u>Derating.</u> The current ratings of fuses shall be derated depending on the part type and application factors. The following derating criteria shall be used:

- 2.1.1 Solid, Molded Fuses. For solid, molded fuses with no internal air cavity, including gold element chip fuses:
 - a. Atmospheric and vacuum. At a fuse case temperature of 25°C, a derating factor of 0.80 rated current shall be used.
 - b. Temperature. At fuse case temperatures above 25°C additional derating shall be used. The derating factor shall be decreased by either 0.2% or the manufacturer's suggested derating factor, whichever is higher, for each degree C above the rated temperature, up to the maximum allowed temperature.
- 2.1.2 Hollow body, wire element fuses. For heritage, hollow body, wire element fuses:
 - a. Atmospheric.

For atmospheric or non-vacuum operating conditions, at 25°C derating factor of 0.70 rated current shall be used to compensate for individual tolerances and provide a safety factor.

b. Vacuum.

For use under vacuum conditions at 25°C, Table 700-1 shall be used. Smaller fuses require greater derating to compensate for loss of cooling due to long-term leakage of air from hermetic devices (See Paragraph 3.1 below).

c. Temperature.

Above 25°C, additional derating is necessary for operation under either atmospheric or vacuum conditions. The derating factor shall be decreased by either 0.2% or the manufacturer's suggested derating factor, whichever is higher, for each degree C above the rated temperature, up to the maximum allowed temperature.

| Fuse Rating (Amps) | Derating Factor |
|--------------------|-----------------|
| 2 | 0.50 |
| 1 | 0.45 |
| 1/2 | 0.40 |
| 3/8 | 0.35 |
| 1/4 | 0.30 |
| 1/8 | 0.25 |

TABLE 700-1 FUSE DERATING IN VACUUM AT +25°C

2.2 Electrical Considerations

2.2.1 <u>Fuse Characteristics.</u> Factors to be considered in the selection of fuses and in their derating shall include the likely variation of fuse element resistance from fuse to fuse, deterioration of fuse rating resulting from repeated turn-on and turn-off of the fuse, other current surge characteristics, and maximum open circuit voltage tolerance.

2.2.2 <u>Voltage</u>. Fuses shall not be used in circuit applications when the open circuit voltage exceeds the maximum specified voltage rating for the fuse.

2.3 <u>Mounting</u>. For hand soldering operations, heat sinking shall be considered to prevent the reflow of internal solder.

3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements.</u> Design and construction shall be in accordance with the requirements of the applicable specifications and the requirements of this document. Solid, molded fuses and chip fuses with glass arc suppressant are the preferred design. Other designs shall be considered for space use only if they can be demonstrated to not alter current ratings more than 10 percent when used under vacuum (i.e., loss of pressure within fuses) or if hermeticity can be demonstrated to provide the above stability over a 10-year period in vacuum. (Extrapolations from leak rate measurements may be used.)

3.2 <u>Outgassing</u>. The organic materials and finishes used in the construction of the part shall meet the outgassing requirements of Section 4.

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 <u>In-process Controls.</u> In-process controls shall be in accordance with the requirements of MIL-PRF-23419 and MIL-PRF-23419/12. Fuse element shall be visually inspected prior to encapsulation on all items at 10X magnification minimum. Radiographic inspection shall be viewed at 7X minimum at a minimum of 2 orthogonal views or 360° turn and meet the requirements of MIL-PRF-23419/12.

4.2 <u>Screening (100 percent)</u>. Screening (100 percent) shall be in accordance with the quality conformance requirements listed in MIL-PRF-23419/12, except as modified below.

4.2.1 <u>Chip Fuses.</u> Burn-in and dielectric withstanding voltage are not required as part of quality conformance on chip fuses. For the Overload Current Characterization test, each lot shall be truncated to form an inspection lot based upon the cold resistance instead of voltage drop. The radiographic inspection criteria for chip fuses shall be as stated in 4.2.1.1.

4.2.1.1 <u>Chip Fuse Radiographic inspection.</u> The radiographic examination shall include the following accept and reject criteria:

- a. Two views are required. View 1 shall show the plan view of the part. View 2 shall show a side view of the part on an edge that does not contain terminations.
- b. The sensitivity of the radiograph must be such that a lead particle .004 inch (0.10 mm) in diameter shall be visible. Use of double emulsion film is optional.
- c. Verification of internal fuse element to external termination contact (internal film-to-end termination interface).
- d. Verification of internal element position. Element material must be completely encapsulated by arc suppressive cover glass. There shall be no exposed element at the sides of the part.
- e. There shall be no cracks in the arc suppressive cover glass or in the ceramic base.
- f. There shall be no voids in the arc suppressive glass greater than 0.010 inches in diameter.
- g. There shall be no voids in the end terminations greater than 0.005 inches in diameter.
- h. There shall be no foreign materials in the fuse greater than 0.005 inches in diameter.

4.2.2 <u>Leaded Surface Mount Fuses</u>. Burn-in is not required as part of quality conformance on leaded surface mount fuses. For the Overload Current Characterization test, each lot shall be truncated to form an inspection lot based upon the cold resistance instead of voltage drop.

4.2.3 <u>Hollow body, wire element fuses.</u> Heritage, hollow body, wire element fuses shall be screened (100 percent) in accordance with the requirements listed in Table 700-2. The requirements of MIL-PRF-23419/12 shall not apply.

4.3 Lot Conformance Tests. Lot conformance tests shall be in accordance with the Group B inspections, of MIL-PRF-23419/12, except as modified below.

4.3.1 Chip Fuses. Lot conformance tests for chip fuses shall be in accordance with Table 700-3.

4.3.2 <u>Leaded Surface Mount Fuses.</u> Lot conformance tests for leaded surface mount fuses shall be in accordance with the Group B inspections, of MIL-PRF-23419/12, except the manufacturer has the option of doing the solderability test before terminal strength. For the terminal strength test, wires may be soldered to the leads prior to test. Subgroup VI in accordance with Table 700-3 shall also be done.

4.3.3 <u>Hollow body, wire element fuses.</u> Lot conformance tests for heritage, hollow body, wire element fuses shall be in accordance with the quality conformance tests, Subgroups 1, 2, and 5 of Group C inspections, of MIL-PRF-23419. The requirements of MIL-PRF-23419/12 shall not apply.

4.4 <u>Qualification Tests.</u> Qualification testing shall be in accordance with the requirements of MIL-PRF-23419/12, except as modified below.

4.4.1 <u>Chip Fuses.</u> For qualification testing of chip fuses, current-carrying capacity shall not be done as part of Group I. Terminal strength shall not be done as part of Group II and solderability shall be done before overload interrupt. Group VII shall be added for terminal strength. Terminal strength shall be performed on 6 samples in accordance with Table 700-3.

4.4.2 <u>Leaded Surface Mount Fuses.</u> For qualification testing of leaded surface mount fuses, current-carrying capacity shall not be done as part of Group I. For the Group II terminal strength test, wires may be soldered to the leads prior to test.

4.4.3 <u>Hollow body, wire element fuses.</u> Qualification testing for heritage, hollow body, wire element fuses shall be in accordance with the requirements of MIL-PRF-23419.

4.5 <u>Incoming Inspection DPA.</u> Incoming inspection shall be in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

5. REGISTERED PMP

- 5.1 <u>Reliability Suspect Parts.</u> The following fuse types are reliability suspect:
 - a. Fuses comprised of low-melting-point alloys
 - b. Hollow body, wire element fuses
 - c. Any chip or leaded surface mount fuse with conformal coat coverage instead of a molded body or glass arc suppressant.
 - d. Any chip fuse with maximum length or width dimension in excess of 0.200 Inch.
- 6. PROHIBITED PARTS LIST. The following parts, part styles, and part types shall not be used:
 - a. All fuses requiring fuse holders
 - b. Fuses using prohibited materials in their construction (see Section 4, Paragraph 4.3.3)

TABLE 700-2. 100 PERCENT SCREENING REQUIREMENTS FOR HOLLOW BODY, WIRE ELEMENT FUSES

| MIL-PRF-23419 Screens | Additions to the Methods and Criteria of MIL-PRF-23419 | |
|---|---|--|
| Thermal Shock | a. MIL-STD-202, Method 107, Condition B; during last cycle, monitor for continuity | |
| Seal, Hermetic | a. MIL-STD-202, Method 112. Gross leak per Test Condition A, or equivalentb. Test may be waived if not applicable | |
| Terminal Strength and DC Resistance | a. Simultaneous DC resistance measurement b. Test current used shall be 10 percent of rated value during strength measurement +25°C c. Resistance data within spec at all times during strength measurement | |
| Burn-in | a. At +85 +0/-3°C for 168 hours b. Rated DC voltage c. 50 percent rated DC current d. Test may be waived, except for ceramic and molded-body fuses, if the manufacturer can present written, detailed records to indicate that there have been no anomalies or failures detected in previous tests of similar fuses for the last 3 years (Note: Burn-in not required for pico fuses.) | |
| DC Resistance | a. +25°C b. Test current used shall be 10 percent of rated value c. Resistance data within spec at all times d. Resistance data within + 8 percent of initial reading at all times | |
| Voltage Drop | a. Measurement taken with 50% rated current b. Measurement taken after 5 minutes c. Accept fuses within + 2 standard deviation of lot average | |
| Visual and Mechanical Examination (External) | a. Marking and identification b. Defects and damage; i.e., body finish, lead finish, misalignment, cracks | |
| Radiographic Inspection | a. Per MSFC-STD-355; 2 views 90 deg. apart by x-ray, or 360 deg. view using "real-time" x-ray (preferred) b. Test may be waived except for ceramic and molded body devices | |

TABLE 700-3 CHIP FUSE GROUP B TESTING

| Examination or Test | Requirement | Method | Number of Samples | Number of Defectives Allowed |
|---------------------------------|---|---|-------------------------|------------------------------------|
| Subgroup I | | | | |
| Overload Current (+25 °C) | MIL-PRF- 23419/12 | MIL-PRF-23419/12 | 20 | 0 |
| Subgroup II | | | | |
| Solderability | MIL-PRF- 23419/12 | MIL-PRF-23419/12 | 8 | 0 |
| Subgroup III | | | | |
| Resistance To Soldering Heat | When fuses are tested, there shall be no mechanical damage and the fuse resistance shall not change by more than 10 percent. | Fuses shall be tested in accordance with Method 210 of MIL-STD-202. The following details and exceptions shall apply: a) Solder temperature: 260°C ± 5°C. b) Immersion time: 10 ± 1 seconds. c) DC resistance shall be measured before and after the test in accordance with MIL-PRF-23419 | 4 | 0 |
| Subgroup IV | | | | |
| Termination Strength | When fuses are tested, the end terminations shall not break or loosen. The cold resistance values shall not change by more than 10 percent. | Fuses shall be tested in accordance with Method 211 of MIL-STD-202. The following exceptions shall apply: a) Test Condition - Test Condition A (5-lb pull minimum for fuses rated at 1.0 amp and higher; 4-lb pull for fuses rated at less than 1.0 amp) applying the force axially to each lead wire individually (solder .017 to .020 inch diameter wires to terminations prior to testing). b) Method of Holding - The fuse body shall be held by means other than rigid clamping to prevent stresses from being transferred to the fuse element. c) Measurements - DC resistance measurements shall be taken before and after exposure in accordance with MIL-PRF-23419. | 4 | 0 |
| Subgroup V | | | | |

Table 700-3 (Continued)

| Current-Carrying Capacity (+25 °C) | When fuses are tested, they shall show no evidence of mechanical damage and shall carry the current as specified without electrical failure. The temperature rise of the substrate shall at no point rise more than +85°C above the ambient air temperature. | Fuse samples shall be submitted to the follow currents at -55°C to -6 +35°C (room ambient at +125°C to +130°C Test Temperature -55°C +25°C +125°C | ving DC test 60°C, at +20°C to | 8 | 0 |
|---------------------------------------|---|--|-----------------------------------|----|---|
| Subgroup VI | | | | | |
| Thermal Shock & 168-Hour Burn-In | When fuses are tested, the fuse voltage-drop (as measured at 10% rated current) shall not have changed by more than +/- 10% of the pre- thermally shocked value. There shall be no evidence of external mechanical damage. | Fuses shall be solder mounted onto suitable test boards and connected in an electrically series circuit. Prior to testing, the voltage-drop (at 10% rated current) of each fuse shall be measured and recorded. Voltage-drop measurements shall be accomplished by probing the fuse leads in the lead egress area. The mounted fuses shall then be subjected to 5 cycles of thermal shock testing in accordance with MIL-PRF-23419/12. Following the thermal shock exposure, the fuses shall be subjected to 168 hours (+4/-0 hours) of rated current testing. During burn-in testing, the ambient room temperature shall be maintained at from +25°C to +30°C. Fuse case temperature will not be controlled during the burn-in test. Following the 168-hour burn-in exposure, the fuse voltage-drop at 10% rated current shall be measured. | | 22 | 0 |

SECTION 800

MAGNETIC DEVICES

(MIL-STD-981)

1. SCOPE. This section covers the detailed requirements for simple magnetic devices listed per MIL-STD-981 TABLE I - Device Types. Complex magnetics (multimagnetic devices) shall be considered as a set of individual magnetic devices and shall be evaluated as such. All parts selected for the system application shall meet the requirements specified herein, unless otherwise approved by the program. Alternate approaches to meeting particular requirements shall be proven equivalent or more stringent than specified herein.

2. APPLICATION

2.1 Derating.

2.1.1 <u>Temperature Derating</u>. The maximum operating temperature of the device shall not exceed T_1 -25°C, where T_1 is the insulation class temperature of the lowest temperature insulation material used in the device. The maximum operating temperature is the same as the allowable hot-spot temperature, which is defined as the sum of the ambient temperature and the device temperature rise.

2.1.2 <u>Voltage Derating.</u> Maximum winding-to-winding and winding-to-case voltages shall be derated to a factor of 0.50 of the minimum rated wire insulation voltage.

2.2 <u>End-of-life Design Limits.</u> The operational life of a magnetic device is limited by the various temperatures, which the insulation may be exposed to. For organic insulating materials, the design service life shall be reduced 50 percent for each 10°C increase in hot-spot temperature.

3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements.</u> Design and construction shall be in accordance with the requirements of the applicable specifications and the requirements of this document.

3.2 Applicable Specifications. The applicable specifications are:

- a. MIL-PRF-27 for Audio, Power, Saturable and High-Power Pulse Transformers and Inductors
- b. MIL-PRF-21038 for Low-Power Pulse Transformers
- c. MIL-PRF-15305 and MIL-PRF-39010 for Fixed and Variable, Radio Frequency Coils
- d. MIL-STD-981 for all Custom Magnetic Devices
- e. MIL-PRF-83446 for Fixed and Variable Chip Radio Frequency Coils
- f. MIL-T-55631(2) for Fixed and Variable RF Transformers

Section 800 MAGNETIC DEVICES

3.3 <u>Wire Size</u>. Minimum magnetic wire size shall be as defined for Class S parts in Table I of MIL STD-981, except that for devices with less than #36 AWG, the wire shall be terminated within the coil housing and a wire larger than #36 AWG shall be used to connect to the terminal.

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 <u>In-process Controls.</u> In-process controls shall be in accordance with the Class S requirements of MIL-STD-981. MIL-STD-981 shall be used in the preparation of contractor specification control drawings.

4.2 <u>Screening (100 percent)</u>. Screening (100 percent) shall be in accordance with the Class S requirements of MIL-STD-981 except when temperature rise is 30°C or less, burn-in is not required. MIL-STD-981 shall be used in the preparation of contractor specification control drawings.

4.3 Lot Conformance Tests. Lot conformance tests shall be in accordance with the Class S requirements of MIL-STD-981for both Group A and Group B and Table 800-1.

4.4 <u>Qualification Tests</u>. Separate qualification tests are not required. Completion of lot conformance tests as specified in Paragraph 4.3 of this section satisfies the qualification-testing requirement.

4.5 <u>Incoming Inspection DPA.</u> Incoming inspection DPA shall be in accordance with MIL-STD-1580. 100 percent pre-cap inspection with color photographs of representative samples in combination with real-time x-ray may be used in lieu of DPA. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium)

4.5.1 <u>Colored photographs.</u> A sample of five devices per lot (or quantity specified on P.O.) shall be selected at random and photographed in color prior to encapsulation. A magnification of 1 to 10X shall be used as required to allow the part to fill the photographic area. A minimum of six photographs for each device shall be taken, one in each orthographic plane, plus a sufficient number of views to assure that the devices are consistent with high-reliability construction and workmanship. Photographs shall be identified with the P.O. number and the marking information specified in the detail drawing

4.5.2 <u>Pre-cap visual inspection.</u> A pre-cap visual inspection shall be performed on all devices immediately prior to potting. The visual inspection, utilizing at least 10-power magnification, shall be performed to ensure that the devices have been fabricated in accordance with good manufacturing practices and meet the requirements specified in the detail drawing. Devices that fail to meet the requirements shall be removed from the lot and shall not be shipped.

4.5.3 <u>Real time x-ray analysis.</u> Real-time x-ray with photographs shall be performed with a view of overall construction and two side views. Devices shall be carefully analyzed for winding, core, termination and with close-up views of any anomalous conditions. Devices shall meet the workmanship criteria as specified in the detail drawing.

- 5. REGISTERED PMP
- 5.1 Reliability Suspect Parts.
 - a. Wire sizes not compliant with paragraph 3.1.2 above
 - b. Variable devices
- 6. PROHIBITED PARTS LIST

Pure tin, or >97% tin, in the construction of the device (see see Section 4, Paragraph 4.3.3)

Section 800 MAGNETIC DEVICES

TABLE 800-1. ADDITIONS TO GROUP B LOT CONFORMANCE

| Per Applicable MIL Spec | Additions to MIL-STD-981 Group B | |
|-------------------------|----------------------------------|--|
| Temperature rise | 2 samples minimum | |
| Thermal shock | 5 samples minimum, 100 cycles 1/ | |

1/ The number of cycles shall be increased as applicable, in order to provide the equivalent of 3X - 4X mission life for the program.

SECTION 900

MICROCIRCUITS

1. SCOPE. All microcircuits selected for the system application shall meet the requirements specified herein, unless otherwise approved by the program. This section covers the selection of monolithic microcircuits (Integrated Circuits) for space application.

2. APPLICATION. The microcircuits quality and reliability level, critical parameters, and environments for the system application shall be established as defined below. The part application in the system shall form the basis for the technical requirements of each part and critical performance parameters. System application considerations shall include areas such as thermal, mechanical, radiation, derating, End-Of-Life limitations, mounting recommendations, and other design considerations necessary to ensure the high reliability of the parts as used in each space and launch vehicle application. The design and construction, and the quality assurance requirements shall be established and documented in specifications to ensure their performance and the necessary quality for their space and launch vehicles applications.

2.1 <u>Microcircuit Selection.</u> The selected devices shall have demonstrated the ability through characterization and test to meet the worst-case requirements (application and acceptance/qualification) with margin to compensate for manufacturing variations and End-Of-Life considerations. The contractor shall insure that the worst-case conditions include recognition of ground tests performed at the subsequent levels of integration and not only those seen during flight. Where assessment data does not exist, the contractor shall define the technical criteria detailing how the capability of each selected device will be verified.

3. MICROCIRCUIT STANDARDIZATION. The number of different part types/part numbers and the use of previously qualified, or approved part types/part numbers for equivalent applications, shall be optimized.

3.1 <u>Design Analysis</u>. As a minimum, a circuit design analysis shall be performed to establish the electrical stresses such as voltage, current, power, etc for each part under nominal and worst case conditions. The circuit design shall make allowances for worst-case variations, to compensate for manufacturing variations and End-Of-Life parameter limits in the following as a minimum, but not limited to: input and output voltages; input and output currents; power dissipation; propagation delays; electromagnetic compatibility (EMC), operating junction temperature, operating frequency. Critical performance parameters shall be identified such that they can be documented in the detailed specifications, including appropriate verification requirements.

3.2 <u>Thermal Analysis</u>. As a minimum, a thermal analysis shall be performed to ensure the selected components are used within the specified derated temperature limits of the part. The derated temperature shall be based on the original die manufacturer/design activity published value.

3.3 <u>Mechanical Analysis</u>. As a minimum, mechanical stress analysis shall be performed to establish the mechanical stress for each part, including those incurred during manufacturing, handling, and testing. The mechanical design shall make allowances for worst-case variations in mechanical stress due to temperature excursions, mismatches of thermal coefficient of expansion, mechanical shock, mechanical and acoustical vibration.

3.4 <u>Radiation Environment Considerations.</u> The effects of the expected radiation environments on the part performance in the application shall be analyzed and or tested to verify the component will operate successfully. These include Single Event Upset (SEU), Single Event Latch-up (SEL), Single Event Burn-out (SEB), Single Event Transient (SET), Single Event Functional Interrupt (SEFI), Single Event Gate Rupture (SEGR), and Total Dose Radiation both high dose rate, ELDRS conditions, and displacement damage. All mitigation strategies shall be documented. Radiation test sampling should be relative to lot homogeneity as specified in Appendix A. The environments addressed will include the expected natural space environment calculated over the intended life of the mission and any additional nuclear enhanced environment specified in the system specification.

3.5 <u>Design Margin</u>. A design criterion shall be established, documented, and verified for all selected microcircuit devices to provide adequate performance that meets the application requirements. The design margin shall cover electrical, thermal, mechanical, and radiation performance margin over the worst-case conditions.

3.6 <u>Parameter Derating.</u> The parameters shall be derated according to the defined criteria in TABLES 900-1, 900-2, and 900-3.

| PARAMETER | FACTOR (Nominal) | FACTOR (Worst Case) | COMMENTS |
|--|------------------------------------|------------------------------------|--|
| Total Output Load Current | .80% | .90% | Not Applicable to single fan-out devices. |
| Vcc specified | 1.1V _{CC} | 1.1 V _{CC} | |
| Transients | 1.2 V _{CC} | 1.2 V _{CC} | Not to exceed manufacturer specified values. |
| Propagation Delay | 110 % | 110 % | |
| Fan-out | 1 load or 80% | 1 load or 80% | Except where fan-out is rated as one |
| Power Dissipation | .80 | .90 | |
| Tj Max. | +80% or 105°C whichever is less | +90% or 125°C whichever is less | $T_{\rm J}$ = Not to exceed 90% of the rated or +115°C whichever is less |
| VCC CMOS | .70 | .80 | Unless otherwise specified by the manufacturer. |
| Maximum Operating Frequency | .80 | .80 | |
| Read/Write Cycle for EEPROM & FLASH EEPROM | .50 | .50 | Of manufacturer's rated endurance. |

TABLE 900-1 DIGITAL MICROCIRCUITS DERATING

TABLE 900-2 LINEAR MICROCIRCUITS DERATING

| PARAMETER | FACTOR (Nominal) | FACTOR (Worst Case) | COMMENTS |
|----------------------|-----------------------------------|-----------------------------------|--|
| Input Signal Voltage | .70 | .80 | |
| Output Current | .75 | .85 | |
| Operating Frequency | .75 | .85 | |
| Transients | 1.20Vcc | 1.4Vcc | |
| Gain | .75 | .85 | |
| Power Dissipation | .75 | .85 | |
| TJ Max. | 80% or 105°C whichever is less | 90% or 125°C whichever is less | $T_{\rm J}$ = Not to exceed 90% of the rated or +125°C whichever is less |

TABLE 900-3 LINEAR VOLTAGE REGULATOR MICROCIRCUIT DERATING

| PARAMETER | FACTOR (Nominal) | FACTOR (Worst Case) | COMMENTS |
|-----------------------|-----------------------------------|-----------------------------------|--|
| Input Current | .80 | .90 | |
| Input Voltage | .70 | .80 | |
| Output Current | .75 | .85 | |
| Power Dissipation, PD | .75 | .85 | |
| T _J Max. | 80% or 105°C whichever is less | 90% or 125°C whichever is less | T_J = Not to exceed 90% of the rated or +125°C whichever is less |

3.7 <u>Microcircuit Stress.</u> The microcircuit derating shall be verified by analysis and or test (parts stress analysis) that it meets the established derating criteria. All instances in which the microcircuit is not used within the established derating limits shall be documented and mitigated.

3.8 <u>Failure Modes and Effect Analysis (FMEA)</u>. The microcircuit failure modes and their effects on the system application shall be analyzed. All single point failures and mission critical microcircuits shall be identified and the risk of system failure shall be mitigated.

4. MICROCIRCUIT DESIGN. The microcircuits shall meet the MIL-PRF-38535 requirements for Class V devices. The contractor shall insure that all microcircuit designs meet these requirements when other than QML V microcircuits are used.

4.1 <u>Microcircuit Performance</u>. The microcircuits electrical, thermal, mechanical, radiation, and reliability performance needed for the application shall be verified over the manufacturer's recommended operating conditions.

4.1.1 <u>Microcircuit Characterization and Qualification</u>. The microcircuits shall be fully characterized and qualified for space application. All failure modes shall be identified and mitigated. Section 5.3 Table 900-4 summarizes the most common and known failure mechanisms and their associated models. In addition, JEDEC Publication 122 provides a good starting point for failure modes identification and reliability. The mitigation shall fully document the tests, pass/fail criteria, and design strategies as appropriate. Where assessment data does not exist, the contractor

shall define and describe how the capability of each selected device will be verified. This shall include the configuration controls that ensure the flight devices are form, fit, function, and performance equivalent to the evaluated parts.

When sampling is conducted to verify lot conformance of a homogeneous* production lot of Space Quality microcircuits, the minimum sample size shall be 5 samples or 2 % of the lot size, whichever is larger, (unless otherwise directed by the Program). Radiation test sample size shall be in accordance with Appendix A requirements. Consideration should be made on a case by case basis of reducing the sample size on all extremely expensive, homogeneous lots where surveillance, close vendor history, and good engineering judgment is appropriate. Further consideration should be made of increasing the sample size to random representative sampling with a minimum of 90% confidence level for non-homogeneous lots** or lower quality level parts.

- * QML Class V & JAN Class S Microcircuits from a single wafer lot diffusion, single die attach machine, single wire bonder, single package lot, single package sealing activity, etc.
- ** QML Class Q & JAN Class B/883 Microcircuits, etc. with unknown lot diffusion, uncontrolled assembly, uncontrolled number die attach machines, uncontrolled number wire bonding machines, uncontrolled number of package lots, uncontrolled number of package sealing activities, etc.

4.1.2 <u>Electrical Parameters.</u> All critical parameters needed for the application shall be specified and verified over the established minimum and maximum rated operating temperature range. Parametric and test conditions of automatic test equipment programs shall be verified.

4.1.3 Microcircuit End-Of-Life. The End-Of-Life values shall be defined for all critical parameters.

4.1.4 <u>Die Attach And Or Substrate Attach.</u> The die attach and or substrate attach design shall provide effective electrical and or thermal-mechanical path. The die attach materials used in the design and construction shall be compatible with the metallization backing of the microcircuit die and shall not harden, soften, blister, flow, crack, peel, flake, break, develop intermetallics or Kirkendall voids, or otherwise lose its properties during and after exposure to all environmental conditioning and qualification, and next assembly environments.

4.1.5 Physics of failure. Refer to paragraph 4.2.1.1 in Section 4.

4.2 Mechanical Parameters

4.2.1 <u>Materials Selection.</u> The Microcircuit Design and Construction shall be such that it will not promote the growth of whiskers (e.g. Tin, Zinc, etc), dendrites, intermetallic formation or Kirkendall voiding, fungus, corrosion, and Outgassing shall meet the requirements of Section 4, Para. 4.1.9. Pure Tin (greater than 97%) shall not be allowed.

4.2.1.1 <u>Die Interconnects.</u> The die interconnects materials such as wires, tapes, bumps, columns, etc shall be compatible with the top metallization of the die. Use of bi-metallic systems, dissimilar metals, or any other systems shall not be allowed unless proven, qualified, and verified not to develop intermetallics or Kirkendall voids, cause corrosion, flow, crack, peel, flake, or break during and after exposure to all environmental conditioning and qualification, and next assembly environments.

4.2.1.2 <u>Metal Finishes.</u> All metals and metal finishes (internal as well as external) shall be such that it will not promote the growth of whiskers (e.g. Tin, Zinc, etc), dendrites, intermetallic formation or Kirkendall voiding, fungus, corrosion, and shall not sublime in the intended application conditions. Pure tin (greater than 97%) shall not be allowed.

4.2.1.3 <u>Package.</u> The package design and construction shall prevent corona discharge and or arcing up to 100000 ft altitude, shall not have exposed base material, crack, peel, flake, bend, or break during and after exposure to all environmental conditioning and qualification, and next assembly environments.

5. MANUFACTURING. The contractor shall insure that all microcircuits meet the manufacturing criteria below.

5.1 <u>Wafer Fabrication</u>. The Wafer Fabrication shall meet the requirements of MIL-PRF-38535 for Class V, unless otherwise approved by the program.

5.2 <u>Assembly.</u> Microcircuit assembly shall meet the requirements of MIL-PRF-38535 for Class V, specified herein unless otherwise approved by the program.

5.2.1 Lot Formation. The microcircuit manufacturer shall define and control the lot formation to ensure lot homogeneity.

5.2.2 Lot Date Code. Devices shall be assigned a lot Date Code with the week number and the year of device sealing. Devices shall be traceable through the lot date code to the assembly processing and assembly location.

5.2.3 Assembly Documentation. All assembly documentation shall be available for review at the manufacturer.

5.2.4 <u>Facility</u>. Assembly processing shall be in a facility designed and controlled to an appropriate cleanliness level for the technology produced to prevent yield loss and latent defects due to organic and inorganic particle contamination, human handling, and Electro Static Discharge (ESD). The manufacturer shall also define the action limits for the environmental control.

5.2.5 <u>Process Controls.</u> The microcircuit manufacturer shall establish in-process controls for key areas to verify (wafer mounting and wafer saw, wire bonding, die attach, lid seal, particle detection, lead trimming, final lead finish, etc) fabrication steps required to guarantee uniform and homogeneous lot processing. The monitoring process shall document and define: frequency of tests, sample sizes (samples shall be representative of the lot), verification criteria, control and action limits, as well as disposition of the non-conforming devices.

5.2.6 <u>Wire Bonding.</u> The manufacturer shall define, baseline, monitor, and control the wire bond process. As a minimum, the bonding method, wire size, wire diameter, machine set-up, frequency of set-up verification, the bond strength, bond placement, loop height, bond deformation shall be defined and controlled. All instances of bond lifts, intermetallic and Kirkendall voids formation, shall be rejected and investigated to eliminate the possibility of open bond latent failures. The minimum pull strength documented in the MIL-STD-883 TM 2011 shall be used only as a starting point and shall not be used for process control limits.

5.2.7 Flip Chip. The manufacturer shall define, baseline, monitor, and control the attach process. The process shall define and document as a minimum, the attach method, pre-form size, attach materials composition, equipment set-up, temperature profile, and inspection criteria. The Flip Chip Pull-Off test documented in the MIL-STD-883 TM 2031 shall be used only as a starting point and shall not be used for process control limits.

5.2.8 <u>Tape bond.</u> The manufacturer shall define, baseline, monitor, and control the tape bond process. The process shall define and document as a minimum, the attach method, attach materials composition, equipment setup, and inspection criteria. The Tape bond automated bonding inspection documented in the MIL-STD-883 TM 2035 shall be used, or a qualified equivalent.

5.2.9 <u>Die/Substrate Attach.</u> The manufacturer shall define, baseline, monitor, and control the attach process. The process shall define and document as a minimum, the attach method, pre-form size, attach materials composition, equipment set-up, temperature profile, curing time, and inspection criteria. The shear strength documented in the MIL-STD-883 TM 2019 shall be used only as a starting point and shall not be used for process control limits.

5.2.10 Lid Seal. The manufacturer shall define, baseline, monitor, and control the lid seal process. The process shall define and document as a minimum, vacuum bake temperature and time, sealing method, sealing environment (Argon, Helium, etc.) glove box controls (moisture, Oxygen, pressure, air flow), sealing materials composition, equipment set-up, temperature profile, and inspection criteria. The lid seal process shall be controlled such that the sealed components contain less than 5000 ppm of moisture, no corrosive gasses and or compounds, and shall not have any loose particles that could bridge or damage the devices.

5.2.11 Lead Trim. The manufacturer shall define, monitor, and control the lead trim process. As a minimum, the tooling and equipment, equipment set-up, and verification process shall be defined and controlled. The devices shall not have exposed metal, damaged lead seals, damaged leads, or otherwise degrade after lead trim operation.

5.2.12 <u>Final Lead Finish.</u> The manufacturer shall define, monitor, and control the lead finish process. As a minimum, the tooling and equipment set-up, depth of immersion, verification process for the finish composition, and lead finish method, shall be defined and controlled. The devices shall not be stripped and re-plated unless this process has been qualified for the package and technology proposed. Pure tin plating (or greater than 97% tin), cadmium or zinc plating shall not be used.

5.2.13 Changes. All changes shall be controlled in accordance with MIL-PRF-38535 for Class V.

5.2.14 <u>Verification and Validation</u>. The Contractor shall ensure that all Infant Mortality and Early Life Failures are removed from the flight microcircuit population and all microcircuits perform as specified over the specified operating conditions, temperature environments, radiation environments, and mechanical environments for the required mission life. There are several test methodologies: Stress Tests Driven, Application Specific, and Physics-of-Failure.

5.2.15 <u>Stress Test Driven.</u> This involves subjecting the lot to a predetermined sequence of accelerated tests, covering the worst-case environments and application conditions plus a predetermined margin, to eliminate the infant mortality and early life failures. These tests are classified as screens, parametric, wear-out, package, environmental, and life tests and shall form a part of the security requirements.

5.2.16 <u>Screening.</u> All microcircuits delivered shall be tested to eliminate manufacturing defects causing infant mortality and early life failures. Unless otherwise approved by the program the microcircuits shall meet the requirements of MIL-PRF-38535 Table 1A with the additional requirements of Appendix B for Class V, or MIL-STD-883 TM 5004 for Class S.

5.2.17 <u>Qualification and Quality Conformance Inspection.</u> Qualification and Quality Conformance Inspection shall meet MIL-PRF-38535 for Class V, or MIL-STD-883 TM 5005 for Class S.

5.2.18 <u>Application Specific</u>. A predetermined sequence of tests based on the application conditions designed to validate the microcircuit performance with margin for a specific application. This typically is less robust than the Stress Test Driven methodology in eliminating the infant mortality and early life failures from the population and should only be used on a limited basis driven by program necessity.

5.3 <u>Physics-Of-Failure for New Technology.</u> A test or, sequence of tests applied to destruction, which target specific failure mechanisms to model and predict the Time to Failure. This is useful in new technologies characterization and identification of failure mechanisms. The table below defines the known failure types and failure mechanisms with their associated failure models. The accelerating factors and failure mechanisms shall be considered when defining the stress test sequence in these situations.

TABLE 900-4 ELECTRON-MIGRATION FAILURE MECHANISM

| J must be greater than Jcrit to produce failure, crit = critical (threshold) current density crit is inversely related to the Blech length for the line being evaluated, i. e., Jcrit * Lcrit \cong 6000 A/cm, typical for aluminum alloys (Lcrit, JL product is approximately constant) and having n failure is dom For Al-alloy s both nucleati period) N=1 Under high-c | ripes, terminated by bonding pads barrier metallization the total time-to- inated by nucleation N=2 ripes on barrier metal and terminated |
|---|---|
| comparable to normal EM stressing current densities near 1 MA/cm^2 ,current-densities near NIST bow-tie bonding pad multilevel me | lugs the total time-to-failure includes on (N=2) and resistance rise (drift urrent-density test conditions, self-heating can produce <i>apparent</i> y exponents <i>much</i> greater than 2 type EM test structure with simple connections is inadequate for al systems and gives optimistic EM fed test structures |

TABLE 900-5 CORROSION FAILURE MECHANISM

| Model | Constraint |
|---|---|
| Reciprocal Exponential $TF = C0 \times \exp [b/RH] \times f(V) \times \exp [Ea /kT]$ $C0 = \operatorname{arbitrary scale factor,}$ | Corrosion failures occur when ULSI devices with pure aluminum or aluminum alloys (small % Cu and Si) metallization are in the presence of moisture and contaminants. |
| b = -300 a = 0.3 eV, | Corrosion failures are either bonding-pad corrosion or internal corrosion. |
| f(V) = an unknown function of applied voltage | Bond pad corrosion is more common because the die passivation does not cover the metallization in the bond pad locations. |
| Power law (Peck) $TF = A0 * RH^{N} * f(V) * exp[Ea /kT]$ A0 = arbitrary scale factor N = ~2.7 Ea = 0.7-0.8 eV f(V) = an unknown function of applied voltage | Internal corrosion (internal to the chip, away from the bond pads) is attributed to weakness or damage in the die passivation, permitting moisture to reach the metallization. The models assume mathematically separable, independent variables |
| Exponential $TF = B0 * \exp [-a \cdot RH] * f(V) * \exp [Ea /kT]$ B0 = arbitrary scale factor a = (0.10 - 0.15)/RH(%) Ea = 0.7 - 0.8 eV f(V) = an unknown function of applied voltage | |
| RH ² model (Lawson) TF = C0 * RH ² * f(V) * exp [Ea /kT] C0 = arbitrary scale factor, (typical value 4.4 x 10 ⁻⁴) RH = Relative Humidity as % (100% = saturated) a = 0.64 eV f(V) = an unknown function of applied voltage | |

| Model | Constraint |
|---|--|
| E-model <i>TF</i> = A0 * exp[-´Y <i>Eox</i>] * exp[<i>Ea /kT</i>] | In ULSI devices dielectric fails when a conductive path forms in the dielectric, shorting the anode and cathode |
| A0 = arbitrary scale factor, dependent upon materials & process details | Models are intended for application to SiO2 with thickness greater than approximately 40 Å (4 nm) |
| Υ = is temperature dependent field acceleration parameter $\Upsilon(T)$ =a/kT and a is the effective dipole moment for the molecule | Accuracy of these models for thinner (silicon) oxide is unknown |
| <i>Eox</i> = Externally applied electric field across the dielectric in MV/cm. It must be voltage compensated for band bending if an accumulation layer is formed, | The E-model is now based on fundamental, physical parameters (not empirically fitted parameters) |
| but no compensation is needed if an inversion layer is formed. Eox is the quotient of the compensated voltage & the oxide thickness, <i>tox</i> . Note that <i>tox</i> should be electrically or physically measured | The good fit of the physics-based E-model to the low-field/long-term TDDB data strongly suggests electric field is the dominant degradation driver at low stresses characteristic, and that constant current stress is NOT relevant. |
| Ea = (ΔH)0 -a * εοx | |
| Ea it the effective activation energy (eV) | In the E-Model, the cause of low-field (< 10 MV/cm) TDDB is due to field-enhanced thermal bond- |
| $(\Delta H)0$ = the enthalpy of activation for bond breakage | breakage at the silicon-silica interface |
| in the absence of external electric field, (~2.0 eV) <i>a</i> = effective molecular dipole-moment for the breaking bonds which value is ~7.2 e Å | For intrinsic failures in SiO2 dielectrics less than 100Å, $\gamma \sim 2.5$ -3.5 naperians per MV/cm (~1.1-1.5 decades per MV/cm) and Ea = 0.6-0.9 eV. |
| 1/E – model | For extrinsic defects, effective oxide thickness can |
| $TF = To(T) * exp [G(T) / \varepsilon ox]$ | be quite thin and the effective field can be very high. This leads to the lower activation energy of |
| | about 0.3 eV. |
| To(T) = a temperature-dependent prefactor, ~ 1 x 10 ⁻¹¹ s | |
| G = field acceleration parameter, ~ 350 MV/cm with a weak temperature dependence | |
| Eox = electric field across the dielectric in MV/cm. It must be voltage compensated for band bending if an accumulation layer is formed, but no compensation is needed if an inversion layer is formed. | |
| εox is the quotient of the compensated voltage & the oxide thickness, tox. Note that tox should be electrically or physically measured | |

Table 900-6 (Continued)

| Failure Mechanism | Model | Constraints |
|-----------------------------|--|--|
| Hot Carrier Injection (HCI) | Typically HCl can be described by: $\Delta p = At^n$ | Hot carrier injection describes the phenomenon by which carriers gain sufficient energy to be injected into the gate oxide |
| | p is the parameter of interest (Vt, gm, Idsat, etc.), t is the time A is a material dependent parameter n is an empirically determined exponent, a function of stressing voltage, temperature, and effective transistor channel length. | For sub-0.25 μm P-channel, the drive current tends to decrease like NMOS after hot carrier stress |
| | | For sub-0.25 µm P-channel, worst case lifetime occurs at maximum substrate current stress. The TF model is the same as N-channel |
| | | The drive-currents for the n-channel transistors tends to decrease after HCI stressing, the p-channel drive current tends to decrease |
| | N-channel model TF = B(Isub) ^{-N} exp(Ea/kT) B = arbitrary scale factor (strong function of proprietary factors such as doping profiles, sidewall spacing dimensions, etc.) | It appears that HCI physics may be starting to change at 0.25 μm and smaller, leading changing worst-case stress conditions |
| | | Typically, HCI degradation causes reduced circuit speed rather than catastrophic failure |
| | Isub = peak substrate current during stressing $N = 2$ to 4 | The temperature-dependent model for Vcc<2.5V is still under investigation |
| | E <i>a</i> = -0.1 eV to -0.2 eV (note the apparent activation energy is negative) | A rough "rule-of-thumb", for the gate current vs. voltage dependence of P-channel devices is peak gate current doubles for each 0.5V increase in source-drain voltage (Vds) |
| | P-channel model | |
| | TF = B(Igate) ^{-M} exp(Ea/kT) | |
| | B = arbitrary scale factor (strong function of proprietary factors such as doping profiles, sidewall spacing dimensions, etc.) | |
| | I gate = peak gate current during stressing. $M = 2$ to 4 a = -0.1 eV to -0.2 eV | |

Table 900-6 (Continued)

| Failure Mechanism | Model | Constraints |
|------------------------------------|---|--|
| Surface Inversion (mobile ions) | Model $TF = A (Jion)^{-1} \exp(Ea/kT)$ A = material constant Jion = <(eD0pE/kT) - (D0∂p(x,t)/∂x)> is the average flow of ions (eD0pE/kT) is the <i>drift</i> current (D0∂p(x,t)/∂x is the <i>back-diffusion</i> component E = electric field e = charge on the electron D0 = diffusion coefficient p = density of mobile ions Ea = activation energy | Activation energy for mobile-ion diffusion depends on: diffusing species medium through which the mobile ions diffuse The concentration of the contaminant Activation energies have been observed from 0.75 to 1.8 eV for Na+, with eV being typical. For large Na+ concentration & bulk silica (not thin film), activation energy were at the low end, while a larger activation energy was seen in typical semiconductor devices |
| Stress Migration | Mechanical stress model $TF = Ao (\sigma) \exp(Ea/kT)$ Ao is a constant $\sigma = constant$ stress load n = 2-3 for ductile metal Ea = 0.5 - 0.6 eV for grain boundary diffusion, ~ 1 eV for single grain (bamboo-like) diffusion Thermomechanical stress model $TF = B0 (T0 - T) \exp(Ea/kT)$ B0 is a constant T0 = stress free temperature for metal (approximate metal deposition temperature for aluminum) n = 2 - 3 Ea = 0.5 - 0.6 eV for grain-boundary diffusion, ~ 1 eV for intra-grain diffusion | The term stress migration describes the movement of metal atoms under the influence of mechanical-stress gradients Stress gradients can be assumed to be proportional to the applied mechanical stress Model applies to aluminum alloys (doped with Cu and/or Si) Typically, long (> 1000 µm) and narrow (< 2 µm width) stripes are stored (unbiased) at temperatures of 150-250°C for 1-2 kh and then electrically tested for resistance increases or reduction in breakdown currents Creep rate is generally in the between 150-250°C Maximum in the creep rate occurs due to the high stress but low mobility at low temperatures, and low stress but high mobility at high temperatures |

Section 900 MICROCIRCUITS

Table 900-6 (Continued)

| Dielectric/thin-film cracking | Temperature cycling and thermal shock Coffin- Manson models | "Linearity" is assumed, i.e., modeling parameters are constant over the range of interest (stress vs |
|-------------------------------------|---|---|
| Lifted bonds | $Nf = A0 [1/\Delta \epsilon \rho]^{B}$ | customer application) |
| Fractured/broken bond | Nf = cycles to failure | Alternative methods are needed for reliability estimates (AF or FITs) if the temperature cycle range |
| wires | A0 = a material constant | crosses a critical temperature causing dramatical |
| Solder fatigue (joint/bump/ball) | $\Delta \epsilon P$ = plastic strain range, which is the difference in strain per cycle | material property changes over the temperature range of interest such as Tg (glass transition temperature of the polymer) |
| Cracked die | B = an empirically determined constant | Modified Coffin-Manson model is used when the |
| Lifted die | Modified Coffin-Manson equation | temperature cycle includes both the elastic and plastic deformations. |
| | Elastic deformation equation: | มีสราช นิยางาาาสาเงาาร. |
| | $\Delta \epsilon P (\Delta T - \Delta T 0)^B$ | |
| | Plastic deformation equation: | |
| | $Nf = CO [\Delta T - \Delta TO]^{-q}$ | |
| | <i>Nf</i> = Number of cycles to failure, | |
| | C0 = a material-dependent constant, | |
| | ΔT = entire temperature cycle-range for the device, | |
| | $\Delta T0$ = the portion of the temperature range in the elastic region, | |
| | <i>q</i> = the Coffin-Manson exponent, an empirically derived constant, unique to each failure mechanism. | |
| | For ductile metal, e.g., solder q is between 1-3 | |
| | hard metal alloys / intermetallics (e.g. Al-Au) q is between 3-5 | |
| | brittle fracture (e.g. Si and dielectrics : SiO2, Si3N4) q is between 6-9 $% \left(1-\frac{1}{2}\right) =0$ | |

5.4 <u>Reliability Suspect Microcircuits.</u> The following microcircuit types and technologies are considered suspect and shall not be used unless approved by the program (listed in parenthesis are the reasons of concern):

- a. Hot welded cans (Uncontrolled Weld Splatter)
- b. Plastic encapsulated units (Uncontrolled materials/processes, and variability of performance due to temperature, bimetallic lead bond at die.)
- c. Packages other than those defined in MIL-STD-1835
- d. Programmable units, which do not program with a single pulse (Fusible link process deficiencies)
- e. Internal organic/polymeric materials (lacquers, varnishes, coatings, adhesives, or greases)
- f. Flip chip
- g. Beam leaded devices Lack of process control leading to intermittency
- h. Bimetallic lead bond at die (Intermetallic Formation)
- i. Fume etching
- j. Laser trimmed elements on the chip (debris, resulting in unglassivated die surfaces)
- 6. PROHIBITED PMP

Section 900 MICROCIRCUITS

- k. Nonpassivated devices (No insulation from conductive particles)
- I. Internal desiccants (Out-gassing concerns)
- m. Ultrasonically cleaned packaged parts (Latent damage)
- n. All tin coated, or undercoated packages or leads (Whisker growth)

7. PROCUREMENT. The contractor shall be responsible for implementing and managing a supplier control program to control, manage, and verify the procurement of microcircuit devices from microcircuit Original Equipment Manufacturers (OEM), or their franchised/authorized distributors. As a minimum, the contractor shall address supplier selection, supplier verification, supplier corrective action, supplier rating, frequency of supplier audits, etc. In addition, the contractor shall define the incoming receiving inspection performed on received microcircuit storage and kitting, ESD handling, etc.

7.1 <u>Incoming Inspection DPA.</u> The procuring activity shall verify the workmanship and the internal Design and Construction through a Destructive Physical Analysis (DPA) performed by the procurement activity or at an independent laboratory. The DPA shall meet MIL-STD-1580 unless otherwise approved by the program. DPA sampling should be relative to lot homogeneity as specified in paragraph 4.1.1. For DPA, EEEE Parts, which contain internal cavities, will require additional sample(s) to be provided and subjected to Residual Gas Analysis (RGA) testing. Additionally one correlation sample will be maintained for each test lot.

INTEGRATED CIRCUITS

See Section 900 Microcircuits

PROGRAMMABLE MICROELECTRONIC DEVICES

HYBRIDS

(MIL-PRF-38534, CLASS K)

1. SCOPE. All hybrids selected for the system application shall meet the requirements specified herein, unless otherwise approved by the program. This section covers the selection of hybrid microcircuits, open-chip construction hybrids, chip-on-board and Multi Chip Modules for space application. RF/microwave devices used in hybrids shall be designed and selected in accordance with section 1300.

2. APPLICATION. The hybrid device quality and reliability level, critical parameters, and environments for the system application shall be established as defined below. The part application in the system shall form the basis for the technical requirements of each part and critical performance parameters. System application considerations shall include areas such as thermal, mechanical, radiation, derating, End-Of-Life limitations, mounting recommendations, and other design considerations necessary to ensure the high reliability of the parts as used in each space and launch vehicle application. The design and construction, and the quality assurance requirements shall be established and documented in specifications to ensure their performance and the necessary quality for their space and launch vehicles applications.

2.1 <u>Hybrid Selection.</u> The selected devices shall have demonstrated the ability through characterization and test to meet the worst-case requirements (application and acceptance/qualification) with margin to compensate for manufacturing variations and End-Of-Life considerations. The contractor shall insure that the worst-case conditions include recognition of ground tests performed at the subsequent levels of integration and not only those seen during flight. Where assessment data does not exist, the contractor shall define the technical criteria detailing how the capability of each selected device will be verified.

2.2 <u>Hybrid Standardization</u>. The number of different part types/part numbers and the use of previously qualified or approved part types/part numbers for equivalent applications shall be optimized.

2.3 <u>Design Analysis</u>. As a minimum, a circuit design analysis shall be performed to establish the electrical stresses such as voltage, current, power, etc for each part under nominal and worst case conditions. The circuit design shall make allowances for worst-case variations, to compensate for manufacturing variations and End-Of-Life parameter limits in the following as a minimum, but not limited to: input and output voltages; input and output currents; power dissipation; propagation delays; electromagnetic compatibility (EMC), operating junction temperature, operating frequency. Critical performance parameters shall be identified such that they can be documented in the detailed specifications, including appropriate verification requirements.

2.4 <u>Thermal Analysis</u>. As a minimum, a thermal analysis shall be performed to ensure the selected components/elements are used within the specified derated temperature limits of the part. The derated temperature shall be based on the original die manufacturer/design activity published value. Elements used outside of the published values shall be qualified by a plan approved by the program.

2.5 <u>Mechanical Analysis</u>. As a minimum, mechanical stress analysis shall be performed to establish the mechanical stress for each part, including those incurred during manufacturing, handling, and testing. The mechanical design shall make allowances for worst-case variations in mechanical stress due to temperature excursions, mismatches of thermal coefficient of expansion, mechanical shock, mechanical and acoustical vibration.

2.6 <u>Radiation Environment Considerations.</u> As a minimum, the effects of the expected radiation environments on the part performance in the application shall be analyzed and/or tested to verify the component will operate successfully. These include Single Event Upset (SEU), Single Event Latch-up (SEL), Single Event Burn-out (SEB), Single Event Transient (SET), Single Event Gate Rupture (SEGR), and Total Dose Radiation (high dose, and ELDERS conditions). All mitigation strategies shall be documented. The environments addressed will include the expected natural space environment calculated over the intended life of the mission and any additional nuclear enhanced environment specified in the system specification.

2.7 <u>Design Margin.</u> A design criterion shall be established, documented, and verified for all selected microcircuit devices to provide adequate performance that meets the application requirements. The design margin shall cover electrical, thermal, mechanical, and radiation performance margin over the worst-case conditions.

2.8 <u>Derating.</u> All active and passive elements of every Class K hybrid shall be derated in accordance with the element's technical section within this document (that is, microcircuits shall be derated per Section 900, Semiconductors shall be derated per Section 1400, Solid Tantalum Capacitors shall be derated per Section 270, etc.).

3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements.</u> Design and construction shall be in accordance with the requirements of MIL-PRF-38534, Class K, and as specified below.

3.2 Packaging. Packaging shall be in accordance with MIL-PRF-38534, Class K.

3.3 <u>Traceabi1ity.</u> Traceability shall be in accordance with MIL-PRF-38534, Class K. Lot homogeneity shall be demonstrated. Active elements shall be shown to be traceable to the same diffusion run for a single wafer. Passive elements shall be shown to be from one production lot as defined in the applicable mil/government specification.

3.4 Configuration Control. Configuration Control shall be in accordance with MIL- PRF-38534 Class K.

3.5 Serialization. Serialization shall be in accordance with MIL-PRF-38534, Class K.

3.6 <u>Rework.</u> Rework shall be in accordance with MIL-PRF-38534 Class K.

3.7 <u>Workmanship</u>. Workmanship shall be in accordance with MIL-PRF-38534 Class K. Particular attention shall be given to wire stress relief, compound controls, materials verification of filled epoxies, backside metallization verification, prevention of gold embrittlement, etc.

3.8 <u>Derating.</u> All active and passive elements of every hybrid shall be derated in accordance with the element's technical section within this standard. (i.e., Micro circuits derated per Section 900, Semiconductors derated per Section 1400, Solid Tantalum Capacitors per Section 270, etc.)

4. QUALITY ASSURANCE. Quality assurance shall be in accordance with MIL-PRF-38534, Class K, and as follows:

4.1 <u>Element Evaluation</u>. Element evaluation shall be in accordance with MIL-PRF-38534, Class K, and Table 960-1, Table 960-2, and Table 960-3.

Any new technology device used within the hybrid shall have a characterization and qualification plan approved by the program, and be fully characterized and qualified prior to use.

Microcircuit and semiconductor die shall be traceable to the precise wafer number for Class K. The Class K sample will consist of 3 die from each wafer and a minimum of 10 die (22 die for commercial grade) from each wafer lot. Die from QPL/QML wafers not meeting the QPL/QML requirements and downgraded to commercial grade shall not be used. All commercial grade die (not manufactured on QPL/QML lines) shall use a 90% confidence level, and have a sample size of 22 parts.

4.2 <u>Process Control.</u> Process control shall be in accordance MIL-PRF-38534, Class K. Test optimizations are not allowed unless substantial supporting data can demonstrate that the long-term reliability and performance of the part is not affected in any way by the deletion of the test(s).

4.3 <u>Screening (100 percent)</u>. Screening (100 percent) shall be in accordance with MIL-PRF-38534, Class K. Test optimizations are not allowed unless substantial supporting data can demonstrate that the long-term reliability and performance of the part is not affected in any way by the deletion of the test(s).

4.4 <u>Quality Conformance Inspection.</u> QCI shall be in accordance with MIL-PRF-38534, Class K. Test optimizations are not allowed unless substantial supporting data can demonstrate that the long-term reliability and performance of the part is not affected in any way by the deletion of the test(s).

4.5 <u>Hybrid Characterization and Qualification</u>. The hybrid shall be fully characterized and qualified for space application in accordance with MIL-PRF-38534 Class K. All failure modes shall be identified and mitigated. JEDEC Publication 122 provides a good starting point for failure modes identification and reliability assessment. The mitigation shall fully document the tests and results, pass/fail criteria, and design strategies applied as appropriate. Where assessment data do not exist, the contractor shall define and describe how the capability of each selected device will be verified. This shall include the configuration controls that ensure the flight devices are form, fit, function, and performance equivalent to the evaluated parts. A worst-case analysis and survivability analysis shall be submitted along with all qualification and characterization data.

4.6 <u>Quality Assurance Plan.</u> A quality assurance plan shall be established in accordance with Appendix A of MIL-PRF-38534, Class K.

4.7 <u>Incoming Inspection DPA</u>. The acquiring activity shall perform an incoming inspection DPA in accordance with MIL-STD- 1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

5. REGISTERED PMP. Bonding one resistor chip on top of another to change a design or save on real estate is not allowable without extensive design/process verification, long-term testing, and hybrid requalification

6. PROHIBITED PARTS LIST. Any device with prohibited parts (see individual commodity section for listing) and materials in its construction.

TABLE 960-1. MICROCIRCUIT DIE EVALUATION REQUIREMENTS.

| Class | к | | | Test | MIL-STD | -883 | Quantity | Reference |
|------------------|------------|------------|-------|---|--------------|--|---|-----------------------------------|
| | | | | | Method | Condition | (accept number) | Paragraph in MIL-PRF- 38534 |
| Quality Level | QML S/V | QML B/Q | Other | | | | | |
| Sub-group | | | | | | | | |
| 1 | Х | X 1/ | X 1/ | Element Visual | 2010 | A for Class K | 100% | C.3.3.2 |
| 2 | х | х | х | Element Electrical | 2/ | | 100% | C.3.3.1 |
| 3 | х | х | х | Internal Visual | 2010 | | 10 (0) or 22(0) 3/ | C.3.3.3 C.3.3.4.2 |
| 4 | | X 4/ | х | Initial electrical | 5/ | | 10(0) | |
| | х | х | х | Temperature Cycling | 1010 | С | 22(0) 3/ | C.3.3.3 |
| | x | × | x | Mechanical Shock or Constant Acceleration | 2002 2001 | B, Y1 orientation or E, Y1 orientation | | |
| | | X 4/ | x | Interim Electrical | 5/ | | | C.3.3.4.3 |
| | | X 4/ | x | Burn-in | 1015 | 240 hours minimum at +125°C -0 +5 for Class K | | |
| | | X 4/ | x | Post Burn-In Electrical | 5/ | | | C.3.3.4.3 |
| | | X 4/ | x | Steady-State Life | 1005 | 45,000 equivalent device hours @ +125 °C, LTPD = 5 | | |
| | | X 4/ | х | Final Electrical | 5/ | | | C.3.3.4.3 |
| 5 | x | x | x | Wire Bond Evaluation | 2011 | Bake for 1 hour minimum @300°C | 10(0) wires or 20 (1) wires 6/ | C.3.3.3 C.3.3.5 |

TABLE 960-1 MICROCIRCUIT DIE EVALUATION REQUIREMENTS (Continued).

| Class | К | | Test | | MIL-STD-883 | | Quantity | Reference |
|------------------|------------|------------|-------|------------------|-------------|--|-----------------------------------|-----------|
| | | | | Method Condition | | | Paragraph in MIL-PRF- 38534 | |
| Quality Level | QML S/V | QML B/Q | Other | | | | | |
| Sub-group | | | | | | | | |
| 6 | | х | х | SEM | 2018 | | See method 2018 | C.3.3.6 |

Notes:

- 1/ For Class K hybrids utilizing other than QPL S/QML V wafer banked die, an assessment shall be documented to the requirements in MIL-STD-883, Method 5007 and approval shall be obtained from the qualifying activity.
- 2/ As a minimum, practical DC parametrics, and functional testing, per die manufacturer's data sheet or as approved by the qualifying activity, shall be performed at +25°C.
- 3/ See paragraph **4.1** for sampling size information.
- 4/ For Class K hybrids utilizing QPL B/QML Q die (with OEM C of C), the indicated elements of subgroup 4 can be omitted if the subject wafer run was subjected to QCI per MIL-STD-883, Method 5005.
- 5/ Full DC and AC parametrics, per die manufacturers data sheet or as approved by the qualifying activity, at minimum operating temperature, +25°C, and maximum operating temperature shall be performed with read and record. In addition, delta parametrics shall be read and recorded where applicable, for Class K.
- 6/ Wires selected for evaluation shall be distributed evenly across all samples.

| Class | К | | | | MIL-STD-75 | 60 | Quantity | Reference |
|-------------------------|----|------|-------|---|--|---|--------------------|------------------------------|
| | | 1 | | Test | Method | Condition | (accept number) | Paragraph in MIL- PRF- |
| Die Quality Level | КС | НС | Other | | | | | 38534 |
| Subgroup | | | | | | | | |
| 1 | x | X 1/ | X 1/ | Element Visual | 2069, 2070, 2072, 2073 | | 100 percent | C.3.3.2 |
| 2 | х | х | x | Element Electrical | 2/ | | 100 percent | C.3.3.1 |
| 3 | x | х | x | Internal Visual | 2069, 2070, 2072, 2073, 2074 | | 10 (0) 22(0) 3/ | C.3.3.3 C.3.3.4.2 |
| 4 | х | х | х | Stabilization | 1032 | | 10 (0) | |
| | х | x | x | Initial Electrical | 4/ | | 22(0) 3/ | |
| | х | x | x | Temperature Cycling | 1051 | С | | C.3.3.3 |
| | x | x | х | Surge | 4066 | A or B as specified | | |
| | X | x | x | Constant Acceleration or Mechanical Shock | 2006 2016 | Y1 orientation 30,000 Gs 20,000 Gs or 1,500 Gs for 0.5 msec | - | |
| | x | x | х | Interim Electrical | 4/ | | | C.3.3.4.3 |
| | | x | x | High Temperature Reverse Bias (HTRB) | 1039 1042 1038 | A B A | | |

TABLE 960-2. SEMICONDUCTOR DIE EVALUATION REQUIREMENTS.

| TABLE 960-2 SEMICONDUCTOR DIE EVALUATION REQUIREMENTS (Continued). |
|--|
|--|

| Class | К | | | | MIL-STD-75 | 0 | Quantity | Reference |
|-------------------------|----|----|-------|-----------------------------------|------------------------------|--|----------------------------------|------------------------------|
| | | | | Tes | Method | Condition | (accept number) | Paragraph in MIL- PRF- |
| Die Quality Level | КС | HC | Other | | | | | 38534 |
| Subgroup | | | | | | | | |
| | | x | x | Interim Electrical | 4/ | Complete within 16 hrs of HTRB completion | | |
| | | x | x | Burn-In 240 Hrs For Class K | 1039 1042 1038 1040 | B A B | | |
| | | х | х | Post Burn-In Electrical | 4/ | | | C.3.3.4.3 |
| 4 | | x | x | Steady-State Life 1000hrs | 1026 1037 1042 1048 | 45,000 equivalent device hours @ +125°C, LTPD =5 | 10 (0) 22(0) 3/ | |
| | | х | х | Final Electrical | 4/ | | | C.3.3.4.3 |
| 5 | х | x | x | Wire Bond Evaluation | 2011 | Bake for 1hr @ +300°C | 10(0) wires or 20(1) wires 5/ | C.3.3.3 C.3.3.5 |
| 6 | | x | x | SEM | 2018 2077 | | See method 2018 or 2077 | C.3.3.6 |

Notes:

- 1/ For Class K hybrids utilizing other than KC die, a wafer acceptance assessment shall be documented to the requirements in MIL-PRF-19500, Appendix E and approval shall be obtained from the qualifying activity.
- 2/ As a minimum, practical DC parametrics, and functional testing, per die manufacturer's data sheet or as approved by the qualifying activity, shall be performed at +25°C.
- 3/ See paragraph 4.1 for sample size Information.
- 4/ Full DC and AC parametrics at min operating temperature, +25°C, and max operating temperature shall be performed with read and record data for Class K. In addition, delta parametrics shall be read a recorded where applicable, for Class K.
- 5/ Wires selected for evaluation shall be distributed evenly across all samples.

TABLE 960-3. MIL-PRF-38534 ELEMENT EVALUATION REQUIREMENTS FOR PASSIVE PARTS

| Part Type | Test | Requirements Paragraph | Sample Size | Allowable Reject(s) |
|---|---|---------------------------|-------------------------|------------------------|
| Ceramic capacitors [Product | ion lot definition shall be | per M55681 or M123 for | chips, or M49470 t-leve | el for stacks.] |
| M55681 FRL S or M123 (chips) | N/A | N/A | N/A | N/A |
| DSCC Dwg, COTS (chips) | Ultrasonic scan or CSAM | M123 | 100% | N/A |
| | Group A | M123 | M123 | M123 |
| | Group B, Subgroups 1 & 2 | M123 | M123 | M123 |
| T-level M49470 (stacked) | N/A | N/A | N/A | N/A |
| General-purpose M49470, DSCC dwg, or COTS (stacked) | Ultrasonic scan or CSAM | M49470 for T-level | 100% | N/A |
| (SIACKEU) | Group A | M49470 for T-level | M49470 for T-level | M49470 for T-level |
| | Group B, Subgroups 2, 4 & 5b | M49470 for T-level | M49470 for T-level | M49470 for T-level |
| Crystals shall meet all the re | quirements of Section 40 | 00 of this document. | • | |
| Tantalum Chip Capacitors [minimum Weibull C and surg | | | | in M55365 with |
| M55365 | Group A (Weibull C minimum with surge current option C) | M55365 | M55365 | M55365 |
| DSCC Dwg, COTS | Group A (Weibull C minimum with surge current option C) | M55365 | M55365 | M55365 |
| | Group B | M55365 | M55365 | M55365 |
| Resistor Chips - Production | lot definition shall be per | M55342.] | | |
| M55342 FRL R or S, or T- level | N/A | N/A | N/A | N/A |
| DSCC Dwg, COTS | Group A | M55342 for T-level | M55342 for T-level | M55342 for T-level |
| | Group B | M55342 for T-level | M55342 for T-level | M55342 for T-level |

Table 960-3 MIL-PRF-38534 Element Evaluation Requirements for Passive Parts (Continued)

| Part Type | Test Requirements Sample Size Paragraph | | Sample Size | Allowable Reject(s) | | | |
|---|---|-------------|-------------|------------------------|--|--|--|
| <u>Magnetics (transformers, inductors, coils)</u> [Note: Stacking magnetics shall be qualified and the effects to the long-term performance of the hybrids verified. When stacking magnetics, a repeat of the thermal cycling plus electrical measurements shall be performed as specified in Group A of MIL-STD-981. Design, workmanship and materials/processes shall conform to MIL-STD-981 requirements.] | | | | | | | |
| Custom | Group A | MIL-STD-981 | MIL-STD-981 | MIL-STD-981 | | | |
| | Group B | MIL-STD-981 | MIL-STD-981 | MIL-STD-981 | | | |

RELAYS (CURRENT RATINGS OF 25 AMPERES OR LESS)

1. SCOPE. This section sets forth detailed requirements for electromechanical relays with current rating of 25 amperes or less. All parts selected for the system application shall meet the requirements specified herein. Alternate approaches to meeting particular requirements shall be proven equivalent or more stringent than specified herein.

2. APPLICATION. Selection and application of relays shall be in accordance with MIL-STD-1346 and the requirements contained herein.

2.1 <u>Capacitive Load.</u> Series resistance shall be used with any capacitive load to ensure that currents do not exceed derated levels for resistive loads.

2.2 <u>Suppression Diodes</u>. External diodes are recommended for coil suppression. If coil suppression is used, a double diode configuration is preferred; wherein one diode suppresses reverse transients to two times the nominal coil voltage and the second diode provides reverse polarity protection for the primary diode. Diodes used shall conform to the JANS screening requirements of MIL-PRF-19500.

2.3 Coil Voltage. The following caution is specified by both MIL-PRF-6106 and MIL-PRF-39016:

Caution: The use of any coil voltage less than the rated voltage compromises the operation of the relay and will decrease the operating life cycles for a given relay. Therefore, the coil operating voltage shall not be subject to a lesser value by derating; that is, shall not be less than the rated coil voltage nor more than the maximum rated coil voltage over the operating temperature range of the relay. For pulsed applications when the duty cycle is 10% or less, the coil energizing voltage shall be no greater than 150% of the rated coil voltage, and the maximum allowable "on" time shall be 50 milliseconds.

2.4 <u>Loads.</u> If relay usage is at low or intermediate loads relative to the rated load for the relay, the relay shall also be qualified at the reduced (usage) load.

2.5 Derating

2.5.1 <u>Contact Current Derating.</u> Contact current derating shall be based on the contact load type in accordance with Table 1000-1, and the operating life of relay. Inrush currents in excess of the rated resistive load may be permitted with a corresponding reduction in life when the following criteria are met:

- a. The relay has been qualified to withstand an inrush of "X" times the rated resistive load for "Y" number of cycles.
- b. Lot-by-lot conformance tests are performed to verify continued compliance.
- c. The actual application shall not require more than an inrush of "X" times the rated resistive load for 50 percent the specified "Y" number of cycles.

| Contact Load Type | Derating Factor from Rated Resistive Load |
|-------------------|---|
| Resistive | 0.75 |
| Inductive | 0.40 |
| Motor | 0.20 |
| Filament | 0.10 |
| Capacitive | (See 2.1) |
| | |

TABLE 1000-1 CONTACT CURRENT DERATING

2.5.2 <u>Specification Provided Rated Values</u>. When the detail specification provides "rated values" not only for resistive loads, but also for inductive, motor, and lamp loads, the derating factor shall be 0.75. For example, the inductive load shall be derated to 0.75 times the "rated inductive load" provided in the detail specification.

3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements.</u> Design and construction shall be in accordance with the requirements of the applicable specifications, MIL-PRF-6106, MIL-PRF-28776, MIL-PRF-39016, and MIL-PRF-83726, and the requirements of this document.

3.1.1 <u>Electronic Parts.</u> Electronic parts that are utilized in manufacturing the relays, such as diodes, transistors, capacitors, and hybrids, shall also meet the applicable requirements stated in their sections of this document.

3.1.2 <u>Critical Processes.</u> The manufacturer shall document the manufacturing flow including the processes and procedures that have critical effect on the fabrication, function, reliability, or service life of the article. As a minimum, these shall include raw material certification and property sample tests, coil assembly, carrier assembly, contact assembly, armature assembly, coil core and pole piece assembly, motor assembly, relay subassembly prior to closure, and final assembly and closure. Inspections and tests associated with each process and assembly operation shall be included in the processes. As a minimum, the following items shall be considered critical materials: coil assembly, carrier assembly, contact assembly (contacts), armature assembly, coil core, pole piece assembly, motor assembly, wires, and header.

3.1.3 <u>Magnet Wire.</u> Coil wire should be 44 AWG or larger and use a polyimide (or equivalent) insulation. Coil wires finer than 44 AWG shall be continuously monitored during thermal shock test for continuity.

3.1.4 <u>Final Assembly.</u> Relays shall be assembled in a clean area. Final cleaning, inspection and storage shall be done in a Fed-STD-209E Class 100 or cleaner area. After pre-can visual inspections have been completed, the relay can shall be placed on the relay, and the relay sealed (canned) while in the Class 100 or cleaner area. If after pre-can visual inspections have been completed, but prior to sealing, the covers are removed for any reason, pre-can visual inspections shall be repeated. If subassemblies or unsealed relays are removed from the Class 100 clean area for any reason, covers or other provisions shall be used to maintain cleanliness. The relays may be remagnetized and stabilized, if applicable.

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 <u>In-process Controls.</u> In-process controls shall be in accordance with the requirements of the applicable military specification, and the following:

4.1.1 <u>Vacuum Bake.</u> Relay coil assemblies shall be vacuum baked to ensure no coil outgassing that could cause a film buildup on the contacts that would increase contact resistance.

4.1.2 General Method of Inspection

4.1.2.1 <u>Visual and Mechanical Examinations</u>. A visual examination shall be performed in a Class 100 environment per FED-STD-209 209E on 100 percent of the relays prior to final cleaning and assembly in the can.

The examination shall be performed using a 10-power microscope except when an abnormality is suggested, higher magnification (30-50X), may be used to verify product integrity. All parts not under immediate inspection shall be stored in covered trays and returned to covered trays immediately after inspection.

- 4.1.2.2 Initial Inspection. Visually examine the following areas:
 - a. Contact assembly, contact surfaces, stationary and movable contacts, springs
 - b. Coil, pole piece, armature, header

4.1.2.3 <u>Final Examination for Contamination.</u> Upon completion of final cleaning, the entire relay assembly shall be inspected. Any particulate contamination visible at 20X magnification is cause to have the lot resubmitted to cleaning and final inspection for contamination. During this inspection, the relay shall be rotated into various orientations to utilize all available lighting.

4.1.3 Inspection Requirements

4.1.3.1 <u>Moving Contact Assembly and Springs.</u> Inspection of the moving contact assembly for proper installation and position shall be done at 20X. The springs shall clear all adjacent parts for both positions of the armature. Support brackets for the moving contact assembly shall be inspected for cracks and loose fractures at 20X, except relays larger than 1 ampere may be done at 10X.

4.1.3.2 <u>Contact Surfaces (Fixed and Movable).</u> Surfaces shall be inspected for scratches or burrs in contact mating area and cracked or peeling plating. Mating contact surfaces shall be inspected for:

- a. Proper alignment for both positions of the armature (20X)
- b. Fibers and other contaminants (20X)
- c. Underside of contact supports for tool marks (20X)
- d. Contact terminals for weld splatter (20X)
- 4.1.3.3 Coil Inspection. Inspect coil for the following:
 - a. Coil lead welds of inadequate quality; inspect for evidence of weld on each coil lead wire, followed by probing weld area to verify that each coil lead wire is attached to the terminal (20X). The weld area probing procedure shall be defined in a manner to minimize the possibility of mechanical damage.
 - b. Coil lead wires that have been repaired or spliced are not acceptable
 - c. Weld splatter at coil terminals (20X)
 - d. Proper lead coil dress; ensure clearance to all moving and conductive surfaces (Coil leads shall not be kinked and shall not be stretched tight from coil to coil lead post (10X).)
 - e. Nicks in the coil wire (20X)
 - f. Coil assembly for loose or frayed insulation that may interfere with normal relay operation
- 4.1.3.4 <u>Armature and Pole Piece</u>. Inspect armature and pole piece gap for weld splatter and contamination (20X).
- 4.1.3.5 Header. Inspect header (10X) for the following:
 - a. Tool marks that affect reliability
 - b. Glass seal defects
 - c. Weld splatter
 - d. Cracked or peeling plating
 - e. Misalignment of header and frame
- 4.1.3.6 Inspection Criteria

4.1.3.6.1 <u>Weld Splatter.</u> Weld splatter or weld expulsion balls observed under 20X magnification shall be acceptable if capable of withstanding a probing force of 125 ± 5 grams applied using an approved force gage calibrated for a range of 110 to 135 grams pressure force. User may apply a maximum force of 125 ± 5 grams during pre-cap. Each suspect weld may be probed one time only by the user during pre-cap.

4.1.3.6.2 <u>Scratches and Burrs</u>. Scratches or tool marks wholly below the surface of the metal are acceptable. Burrs protruding above the surface are not acceptable.

4.1.3.6.3 <u>Cracks.</u> Cracks in the header pin glass seals shall not be acceptable, if the crack length from the pin or outer edge is more than one-third the radius of the seal. This criterion is not applicable to glass seals less than 0.10 inch diameter. In case of dispute, all relays shall meet the insulation resistance, dielectric withstanding voltage and seal test requirements.

4.1.3.6.4 <u>Teflon</u>. Teflon strands that are an integral part and extension of the Teflon coil wrap or coil lead insulation are acceptable, unless they are of sufficient length or location that they can interfere with the normal actuation and operation of the relay.

4.1.4 <u>Cleaning.</u> Cleaning shall be performed in a Class 100 environment per FED-STD-209E. Relays with permanent magnets shall be demagnetized, if they can be remagnetized and stabilized after canning.

4.1.4.1 <u>Ultrasonic Cleaning.</u> Ultrasonically clean relay trays and covers. Clean a sufficient quantity of trays and covers for storage and transport of relays, cans, and other parts for the remainder of required cleaning. Store in Class 100 environment per FED-STD-209E.Ultrasonically clean relays, cans, and any other parts and subassemblies that constitute the final assembly. Immediately after cleaning, store the parts in covered trays in a Class 100 environment per FED-STD-209E. Ultrasonic cleaning shall not be performed on sealed relays.

4.1.4.2 <u>Vacuum Cleaning.</u> Vacuum clean parts in a laminar flow bench. Using a pressure gun and filtered air flowing through a static eliminator, blow filtered air on the parts, holding the parts in front of a vacuum inlet to trap loosened particles. Immediately store cleaned parts in clean covered trays.

4.1.4.3 <u>Cleaning and Small Particle Pre-seal Inspection</u>. Test relays, cans, and any other parts or subassemblies that constitute the final assembly using the following procedure. First obtain reagent grade solvent both compatible with the relay components and meeting other necessary requirements from pre-filtered supply. Assemble pre-cleaned 1000-milliliter flask, vacuum pump, filter holder, pre-cleaned 0.80 micrometer filter, and pre-cleaned funnel. Fill funnel with pre-filtered reagent grade solvent and turn vacuum pump on. Repeat until flask is filled. Fill a pressurized container with cleaned reagent grade solvent. Clean filter by blowing both surfaces with ionized air. Using the pressurized container, wash both sides of the filter with clean filtered reagent grade solvent. Observe filter under 30X magnification; if any particles are observed, repeat the cleaning process until no particles are observed. Place the filter holder and cleaned filter on a clean empty 1000-milliliter flask under funnel. Air blow all parts to be millipore-cleaned using ionized air. Place parts in funnel. Using 1000-milliliter flask of filtered reagent grade solvent, pour the reagent grade solvent into the funnel, covering the parts to be cleaned. Cover funnel. Turn on vacuum pump. When all the reagent grade solvent has passed through the filter, turn off vacuum pumps. Remove filter and examine under 30X magnification. If one or more particles 2.5 micrometers (0.001 inch) or larger are present, or three or more visible particles under 2.5 micrometers (0.001 inch) are present on the filter, repeat the process until no additional particles are observed. Place cleaned parts in cleaned covered trays in preparation for canning the relays.

4.2 <u>Screening (100 percent)</u>. Screening (100 percent) of MIL-PRF-39016 type relays shall be in accordance with the "M" level of the Group A inspections in MIL-PRF-39016, with the addition and exceptions in Table 1000-2. Screening (100 percent) of MIL-PRF-6106 type relays shall be in accordance with the ER requirements of the Group A inspections in MIL-PRF-6106 with the additions and exceptions in Table 1000-2. Screening (100 percent) of other type relays shall be in accordance with Table 1000-2.

4.2.1 <u>Vibration Miss Test.</u> For those relays in which the noise signature is characterized by mechanical chatter, the Particle Impact Noise Detection (PIND) test may not detect particles. In this case, a Vibration Miss Test shall be used in place of the PIND test. The Vibration Miss Test requirements are:

- a. Vibrate relay with a 10 g peak sine wave at a fixed frequency of 10 Hz for 3 ± 0.1 minutes.
- b. Axis of vibration shall be perpendicular to the motion of the contacts.
- c. Relay shall be operated at 9.9 Hz

- d. All contacts shall be monitored for any misses.
- e. Relays with misses shall be rejected and removed from the production lot

4.2.2 <u>Electrical Characteristics</u>. The following electrical characteristics shall be determined in accordance with the requirements in MIL-PRF-39016:

- a. Contact Resistance
- b. Operate Voltage/Set Voltage
- c. Release Voltage, Reset]
- d. Hold Voltage for non-latching relays only
- e. Operate/Set and Release/Reset Times
- f. Contact Bounce (MIL-PRF-6106) or contact stabilization time (MIL-PRF-39016 and MIL-PRF-83536)
- g. Coil Resistance
- h. Transient Suppression
- i. Reverse Polarity Protection
- j. Latch from neutral for magnetic latching only

4.3 Lot Conformance Tests. Lot conformance tests shall be in accordance with the Group B tests in MIL-PRF-39016 with the following additions:

- a. Random vibration and shock shall conform to the requirements of the specific application.
- b. Resistance to solder heat shall be per MIL-PRF-39016.
- c. Internal moisture shall be determined per MIL-PRF-6106.
- 4.4 <u>Qualification Tests.</u> Qualification tests shall be in accordance with MIL-PRF-39016 and MIL-PRF-6106.

4.5 <u>Incoming Inspection DPA.</u> Incoming inspection DPA shall be in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

- 5. REGISTERED PMP
- 5.1 Reliability Suspect Parts
 - a. Parts wit adjunct needs
 - b. Soldered-sealed cases
 - c. Units not subjected to a vibration miss test
 - d. External dielectric coatings
 - e. Plug-in devices
 - f. Internal suppression diode not conforming to the screening requirements of JANS MIL-PRF-19500 and this specification
 - g. Coil wires finer than #44 AWG not continuously monitored during thermal shock

6. PROHIBITED PARTS LIST

a. Parts with prohibited materials in their construction

| MIL-PRF-39016 | Additions and Modifications to the Requirements, Methods and Criteria of MIL-PRF- 39016 | | | | |
|--|--|--|--|--|--|
| Vibration (Sine) | | | | | |
| Vibration (Random) | a. MIL-STD-202, Method 214, Test Condition II, K (to the requirements of the application) | | | | |
| | b. 3 orthogonal planes, 3 minutes | | | | |
| | c. Mounting fixture shall not add or remove energy from relay under test | | | | |
| | d. Monitored for contact chatter, 10 microseconds maximum per MIL-STD-202, Method 310, Circuit B | | | | |
| | e. No contact transfer (monitor equipment shall be capable of detecting closures greater than 1 microsecond) | | | | |
| | f. Energize nonlatch relays during half test time and de-energize during other half | | | | |
| | g. Latching relays shall be latched in one position for half the test and latched in the other position for the other half (coils de-energized) | | | | |
| Thermal Shock | a. Per MIL-PRF-6106, Group A, operational reliability requirements | | | | |
| | b. Five thermal shocks | | | | |
| | c. Record pickup and dropout voltage | | | | |
| | d. For relays with coil gauge wire of AWG 44 or smaller, continually monitor coil continuity with 350 microamperes (maximum current) during last temperature cycle | | | | |
| | e. Miss Test during fifth cycle of thermal shock | | | | |
| Intermittency & Particle | a. See requirement in paragraph 4.2.1 of this document for the Vibration Miss Test | | | | |
| Impact Noise Detection (PIND) | b. MIL-STD-202, Method 217 Detection | | | | |
| | c. The lot may be tested a maximum of 5 times. If less than 1% of the lot fails during any of the 5 runs, the lot may be accepted. All defective devices shall be removed after each run. Lots that do not meet the 1% PDA on the fifth run, or exceed 25% defectives cumulative, shall be rejected. | | | | |
| Electrical Characteristics | See requirements in paragraph 4.2.2 of this document | | | | |
| Insulation Resistance | | | | | |
| Dielectric Withstanding Voltage | a. Sea Level Only | | | | |
| Radiographic Inspection | a. Per MSFC-STD-355, 2 views 90 deg. apart by x-ray, or 360-degree view with real- time x-ray. Use of real-time x-ray systems is recommended. | | | | |
| Seal | a. Per MIL-PRF-6106 or MIL-PRF-39016 (as applicable) | | | | |
| Visual and Mechanical Examination (External) | a. Per MIL-PRF-6106 or MIL-PRF-39016 (as applicable) and this section | | | | |

TABLE 1000-2. 100 PERCENT SCREENING REQUIREMENTS

RESISTORS

1. SCOPE. This section sets forth detailed requirements for resistors and thermistors. Table 1100-1 lists the types covered and indicates the applicable section in this document where detailed requirements are set forth. All resistors selected for the system application shall meet the requirements specified herein, unless otherwise approved by the program. Alternate approaches to meeting particular requirements shall be proven equivalent or more stringent than specified herein.

TABLE 1100-1 RESISTOR TYPES

| Section Number | Resistor Type | Specification | Style |
|-------------------|---|------------------------------------|-----------|
| 1110 | Fixed Carbon Composition | MIL-R-39008 | RCR |
| 1120 | Fixed Film | MIL-PRF-39017 | RLR |
| 1125 | Fixed Film Resistor Chips | MIL-PRF-55342 or MIL- PRF-32159 | RM or RCZ |
| 1130 | Fixed Film | MIL-PRF-55182 | RNC/RNR |
| 1140 | Variable, Non-wirewound (Adjustment Type) | MIL-PRF-39035 | RJR |
| 1150 | Variable Wire-Wound (Lead Screw-actuated) | MIL-PRF-39015 | RTR |
| 1160 | Fixed, Wire-Wound (Accurate) | MIL-PRF-39005 | RBR |
| 1170 | Fixed, Wire-Wound (Power Type) | MIL-PRF-39007 | RWR |
| 1180 | Fixed, Wire-Wound (Power Type, Chassis- mounted) | MIL-PRF-39009 | RER |
| 1190 | Resistor Network | MIL-PRF-83401 | RZ |
| 1195 | Thermistor | MIL-PRF-23648 | RTH |

2. APPLICATION. Use of resistors shall be in accordance with MIL-HDBK-199 and with the requirements contained in this document.

2.1 <u>Derating.</u> Power derating requirements are based on conditions of temperature and stress that are used for testing to establish failure rate levels. Improved part failure rates result when reduced part stress ratios or reduced temperatures are used. Derating requirements given are based on operation in vacuum. The use of derating curves found in each section is described in Paragraph 4.3.1 in Section 4.

2.2 <u>End-of Life Design Limits.</u> End-of-life design limits do not include item tolerances and are therefore additive to values specified in each applicable section.

Section 1100 RESISTORS, GENERAL

2.3 Electrical Considerations

2.3.1 <u>Power Ratings.</u> Selection of resistor types and power ratings shall be based on the intended application and allowable failure rate.

2.3.2 <u>Pulse Applications.</u> In applications where pulse voltages are present, the maximum pulse amplitude (including any steady-state voltage) shall not exceed the value established by derating, regardless of resistance value. For repetitive pulses, the average power shall not exceed the established derated value. Average power is defined by

P(avg) = P(t/T)

Where:

P = pulse power, calculated from the equation (P = E^2/R)

t = pulse width, and

T = cycle width

For nonrepetitive pulses, the thermal time constant of the resistor in the particular application shall be determined and the pulse power limited to a value that does not result in a temperature rise at the resistor surface which is greater than the temperature rise that would result from the applied derated DC power level. When actual test pulse power data exist, the data shall be listed in the appropriate section.

3. DESIGN AND CONSTRUCTION. See the detailed requirements section for each resistor type.

4. QUALITY ASSURANCE. See the detailed requirements section for each resistor type.

4.1 Production Lot. See Section 4 of this document.

4.2 <u>Solder Dip/Retinning</u>. When solder dip/retinning is performed, the subsequent 100% testing, as specified in the applicable military specification, shall be performed.

5. REGISTERED PMP

5.1 <u>Reliability Suspect Parts.</u> The following resistor types have failure modes that cannot be completely removed by existing controls and screens. These types are not recommended for mission-significant or critical space applications.

- a. All carbon film
- b. All variable types
- c. Films over solid cores without initial undercoating
- d. Chip devices with silver or silver/palladium terminations that have no barrier metallization
- e. Film chips with films <350 Angstroms thick
- f. Non-hermetic film resistors with aluminum terminations without protective undercoating
- g. Wirewound resistors with crimped or soldered terminations
- h. Wirewound resistors with wire size < 0.001 inch.
- i. Nichrome film networks
- j. Network resistors using tantalum nitride films < 350 Angstroms thick
- k. Nonhermetic resistor networks
- I. Non-welded networks
- 6. PROHIBITED PARTS

Section 1100 RESISTORS, GENERAL

- a. Non-hermetic hollow core (ceramic) film types
- b. All hermetic hollow ceramic core film resistors with internal metallization
- c. Parts with tin coated leads or terminations (see Section 4, Paragraph 4.3.3)

FIXED COMPOSITION, INSULATED, CARBON COMPOSITION (RCR)

(MIL-R-39008)

1. SCOPE. This section sets forth detailed requirements for fixed composition resistors (commonly identified as carbon composition resistors). NOTE: There is no longer a supplier of carbon composition resistors. This section is maintained only to cover existing or heritage hardware/design.

2. APPLICATION. Carbon composition resistors are obsolete for new designs.

2.1 Derating

2.1.1 Power Derating. Power derating shall be in accordance with Figure 1110-1.




FIGURE 1110-1. POWER DERATING FOR CARBON COMPOSITION RESISTORS

2.1.2 <u>Voltage Derating</u>. Steady-state voltage applied to RCR resistors shall be limited to 0.8 times values shown in Figure 301-2 of MIL-HDBK-199.

- 2.2 End-of-Life Design Limits (Resistance)
 - a. ±15 percent for approved application
 - b. ± 20 percent for worst-case application

2.3 <u>Aging Sensitivity.</u> Carbon composition resistors typically exhibit resistance and noise changes of ± 15 percent due to moisture and temperature effects. When a closer tolerance or higher accuracy is needed, metal film or precision wire-wound devices shall be used. The increase in resistance due to moisture absorption as well as the corresponding decrease in resistance after space deployment shall be evaluated for their effect on circuit performance.

Section 1110 FIXED COMPOSITION, INSULATED, CARBON COMPOSITION (RCR)

3. DESIGN AND CONSTRUCTION

3.1 Requirements. Design and construction shall be in accordance with the requirements of MIL-R-39008.

4. QUALITY ASSURANCE. Quality Assurance provisions shall be in accordance with the requirements of MIL-R-39008 unless specified otherwise.

- 5. REGISTERED PMP
- 5.1 Reliability Suspect Parts
 - a. Carbon film types (pyrolitic carbon film deposited on glass or ceramic core).
 - b. Carbon composition (RCR type) resistors shall be limited to applications where resistance accuracies (excluding initial resistor tolerance) in excess of ±20 percent are acceptable.
- 6. PROHIBITED PMP. Parts with prohibited materials in their construction.

FIXED FILM RESISTORS (RLR)

(MIL-PRF-39017)

1. SCOPE. This section sets forth detailed requirements for fixed film (thick) resistors.

2. APPLICATION

- 2.1 Derating
- 2.1.1 <u>Power Derating</u>. Steady state power shall be derated in accordance with Figure 1120-1.




FIGURE 1120-1. POWER DERATING FOR FILM RESISTORS

2.1.2 <u>Voltage Derating</u>. Voltage applied to these resistors shall be limited to 0.80 of the maximum continuous working voltages as shown in Table 1120-1.

| Table 1120-1 N | <i>A</i> aximum | Continuous | DC | Working | Voltages |
|----------------|-----------------|------------|----|---------|----------|
| | | | | | |

| Part Type | RLR05 | RLR07 | RLR20 | RLR32 |
|---------------------------------|-------|-------|-------|-------|
| Maximum Continuous W V DC | 200V | 250V | 350∨ | 500V |

Section 1120 RLR

2.2 End-of-life Design Limits (Resistance)

- a. ±2 percent for approved application
- b. ±3 percent for worst-case application

2.3 Electrical considerations

2.3.1 Peak Power. The peak power shall be limited as follows:

| Туре | Peak Power (Watt-seconds) | |
|--------|---------------------------|--|
| RLR 05 | 1 | |
| RLR 07 | 3 | |
| RLR 20 | 15 | |
| RLR 32 | 40 | |

2.3.2 <u>Electrostatic Discharge Sensitivity.</u> Under low humidity conditions fixed film chip resistors, particularly those of smaller case sizes manufactured with high sheet resistance films, are subject to electrostatic discharge (ESD) damage and sudden shifts in resistance and the temperature coefficient of resistance. Precautions against ESD shall be used in packaging, handling, storage and kitting.

2.3.3 <u>Humidity/Power Conditions.</u> Most RLR style resistors use nichrome film element, which is susceptible corrosion/dissolution when operated under humid conditions, causing large increases in resistance values, or open circuit failures. Care shall be taken during handling, storage, board assembly or testing so as not to compromise the integrity of conformal coating, molded or hermetic case.

2.4 Outgassing. The resistor encapsulation shall meet the Outgassing requirements of Section 4.

3. DESIGN AND CONSTRUCTION. Design and construction shall be in accordance with MIL-PRF-39017, failure rate level "S".

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 In-process Controls. In-process controls shall be in accordance with the requirements of MIL-PRF-39017.

4.2 <u>Group A Requirements.</u> Group A requirements shall be in accordance with the requirements of MIL-PRF-39017 and Table 1120-2.

4.3 Group B Tests. Group B tests shall be in accordance with the requirements of MIL-PRF-39017.

4.4 <u>Qualification Tests.</u> Qualification testing shall be in accordance with the requirements of MIL-PRF-39017.

4.5 Incoming Inspection DPA. Incoming inspection DPA shall be in accordance with MIL-STD-1580.

5. REGISTERED PMP

- 5.1 Reliability Suspect Parts
 - a. Resistors not protected from electrostatic discharge during shipping and handling may experience permanent damage.

Section 1120 RLR

- b. Resistors using aluminum terminations are susceptible to corrosion due to moisture penetration. These parts shall not be used, or procured, unless with protective undercoating.
- 6. PROHIBITED PMP
 - a. Devices constructed with a deposited thin metal film (<350 angstroms) over a solid core that do not have a protective undercoating between the metal film and the outer jacket shall not be used
 - b. Non-hermetic hollow core (ceramic) film types
 - c. All hermetic hollow ceramic core film resistors with internal metallization
 - d. Parts with pure tin, or >97% tin, coated leads or terminations (see Section 4, Paragraph 4.3.3)

| MIL-PRF-39017 | Additions and Modifications to the Methods, Requirements and Criteria for Group A in MIL-PRF-39017 |
|---|---|
| Subgroup 1 (I00%) | |
| Thermal Shock | |
| DC Resistance | a. Read and record |
| Overload | a. 24 hours minimum at 25 ± 5°C with 1.5X rated power |
| Power Conditioning | a. 96 hours minimum at maximum rated temperature with full rated power; do not exceed maximum voltage specified in the spec |
| DC Resistance (after Power Conditioning) | a. Change in DC resistance shall not exceed 0.5 percent +0.05 ohm or ±3 standard deviation, whichever is less, for the combined overload and power conditioning tests |
| | b. DC resistance shall be within initially specified tolerance limits; lots having more than 10% out-of-tolerance rejects shall not be used |
| Subgroup 2 (100%) | |
| Resistance Noise | a. Procedure and accept/reject criteria shall be per MIL-PRF-55182 (optional for applications that are not noise-sensitive) |
| Subgroup 3 | |
| Solderability | |
| Subgroup 4 | |
| Visual and Mechanical Examination | |

TABLE 1120-2. GROUP A TESTS FOR RLR STYLE FIXED FILM RESISTORS

FIXED FILM RESISTOR CHIPS (RM)

(MIL-PRF-55342, T-LEVEL AND MIL-PRF-32159, T-LEVEL)

1. SCOPE. This section sets forth detailed requirements for T-level film resistor chips.

2. APPLICATION

2.1 Derating

2.1.1 <u>Power Derating.</u> .Power applied to these resistors shall be derated with temperatures in accordance with the following:

| | < 70°C | 70°C to 125°C |
|------------|--------------------|-------------------------------|
| Nominal | 50% of rated power | linearly derate to zero power |
| Worst Case | 75% of rated power | linearly derate to zero power |

2.1.2 <u>Voltage Derating.</u> Steady-state voltage applied to these resistors shall be limited to 0.80 of the maximum voltage values shown in MIL-PRF-55342 and MIL-PRF-32159.

2.2 End-of-life Design Limits (Resistance)

- a. ±4 percent for nominal application
- b. ±7 percent for worst-case application

2.3 <u>Electrical Considerations.</u> These resistors are suitable for high frequency operations. Above 200 Mhz, however, effective resistance is reduced as a result of shunt capacity between resistance elements and controlling circuits. Manufacturer's impedance characteristics curves may be used to determine maximum usable frequency for each device style.

2.3.1 <u>Humidity/Power Conditions.</u> Chip resistors using nichrome films are susceptible to large increases in resistance values, or open failures, when operated under humid conditions. For such environments, use tantalum nitride thin films with low ohms/square sheet resistance or ruthenium oxide thick films shall be used. Additionally, performing the laser trimming prior to passivation minimizes exposure of the metal film to moisture.

2.3.2 <u>Mounting</u>. Certain termination materials for these chips (e.g., palladium or gold) are subject to leaching when exposed to molten solder.

2.3.3 <u>Electrostatic Discharge Sensitivity.</u> Under low humidity conditions fixed film chip resistors, particularly those of smaller case sizes manufactured with high sheet resistance films, are subject to electrostatic discharge (ESD) damage and sudden shifts in resistance and the temperature coefficient of resistance. Precautions against ESD shall be used in packaging, handling, storage and kitting.

3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements.</u> Design and construction shall be in accordance with the T-level requirements of MIL-PRF-55342 and MIL-PRF-32159 and the requirements of this document.

Section 1125 RM

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 <u>In-process Controls.</u> In-process controls shall be in accordance with the T-level requirements of MIL-PRF-55342 or MIL-PRF-32159.

4.2 <u>Group A Requirements</u>. Group A requirements shall be in accordance with the T-level requirements of MIL-PRF-55342 or MIL-PRF-32159.

4.3 <u>Group B Tests.</u> Group B tests shall be in accordance with the T-level requirements for MIL-PRF-55342 and MIL-PRF-32159.

4.4 <u>Qualification Tests.</u> Qualification testing shall be in accordance with the T-level requirements of MIL-PRF-55342 or MIL-PRF-32159.

4.5 <u>Incoming Inspection DPA.</u> Incoming inspection DPA shall be in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

5. REGISTERED PMP

5.1 Reliability Suspect Parts

a. Silver Terminations

Chip resistors with silver or silver and palladium terminations have, in general, greatly reduced resistance to solder leaching and shall not be utilized unless leach resistance barriers such as nickel or copper are utilized between the termination and the solder.

b. Thin Film Resistors

Designs requiring film thickness of 350 angstroms or less are reliability suspect due to increased susceptibility of these parts to a) mechanical handling damage b) opens resulting from "hot spots" at surface defects, and c) other anomalies.

 c. Large Aspect Ratio Aspect ratio (Length-to-Width) for chip resistors shall not be >2:1.

6. PROHIBITED PARTS LIST

- a. Fixed film resistor chips with copper or nickel conductor films.
- b. Parts with prohibited materials in their construction.

FIXED METAL FILM RESISTORS (RNC/RNR)

(MIL-PRF-55182, T-LEVEL)

1. SCOPE. This section sets forth detailed requirements for T-level fixed metal film resistors (style RNC/RNR).

2. APPLICATION

2.1 Derating

2.1.1 <u>Power Derating</u>. Power derating shall be in accordance with Figure 1130-1. At temperatures above +70°C parts shall be linearly derated to zero power at +120°C in accordance with Figure 1130-1.




FIGURE 1130-1. POWER DERATING FOR METAL FILM RESISTORS

2.1.2 <u>Voltage Derating</u>. Steady-state voltage applied to RNC/RNR resistors shall be limited to 0.80 of the maximum allowable voltage ratings in MIL-PRF-55182 for applications at 71°C to 125°C. Steady-state voltage applied shall be limited to 0.80 of the voltage ratings in MIL-PRF-55182 for applications at 70°C and below.

- 2.2 End-of-life Design Limits. (Resistance)
 - a. ±1.0 percent for approved application
 - b. ±1.5 percent for worst-case application
- 2.3 Electrical Considerations

2.3.1 <u>Temperature Coefficient.</u> MIL-PRF-55182 specifies resistance changes of ±5 or ±25 ppm/°C (relative to 25°C resistance reading) over the operating temperature range. It should be noted that the TC is established relative to resistor temperature and not the environment.

Section 1130 RNC

2.3.2 Electrostatic Discharge

These devices are susceptible to ESD damage.

2.3.3 <u>Humidity/Power Conditions.</u> Most RNC/RNR style resistors use nichrome film element, which is susceptible corrosion/dissolution when operated under humid conditions, causing large increases in resistance values, or open circuit failures. Care shall be taken during handling, storage, board assembly or testing so as not to compromise the integrity of conformal coating, molded case or hermetic case.

3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements.</u> Design and construction shall be in accordance with the requirements of MIL-PRF-55182 for T-level and the requirements of this document.

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 <u>In-process Controls.</u> In-process controls shall be in accordance with the requirements of MIL-PRF-55182 for T-level.

4.2 <u>Group A Requirements</u>. Group A requirements shall be in accordance with the requirements of MIL-PRF-55182 for T-level.

4.3 Group B Tests. Group B tests shall be in accordance with the requirements of MIL-PRF-55182 for T-level.

4.4 <u>Qualification Tests.</u> Qualification tests shall be in accordance with the requirements of MIL-PRF-55182 for T-level.

4.5 <u>Incoming Inspection DPA.</u> Incoming inspection DPA shall be in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

5. REGISTERED PMP

- 5.1 Reliability Suspect Design
 - a. Resistors not protected from electrostatic discharge during shipping and handling may experience permanent damage.
 - b. Resistors using aluminum terminations are susceptible to corrosion due to moisture penetration. These parts shall not be used, or procured, unless with protective undercoating.
 - c. Non-hermetic resistors using thin film metallization without a corrosion-resistant precoat over the metal film.

6. PROHIBITED PARTS LIST

- a. Non-hermetic hollow-core types.
- b. Hermetic hollow-core types with internal (inside surface of the core) metallization (susceptible to film corrosion due to contamination from the manufacturing process).
- c. Parts using prohibited materials in their construction.

VARIABLE, NONWIRE-WOUND RESISTORS (RJR)

(MIL-PRF-39035)

1. SCOPE. This section sets forth detailed requirements for variable, non-wirewound resistors.

2. APPLICATION. Variable resistors shall be avoided whenever possible. They are not recommended for space use. These resistors are not hermetically sealed and are susceptible to degraded performance due to ingress of soldering flux, cleaning solvents, and conformal coatings during equipment fabrication. These parts are also subject to resistance change during shock and vibration.

2.1 Derating

2.1.1 Power Derating. Power shall be derated in accordance with Figure 1140-1




FIGURE 1140-1. POWER DERATING FOR VARIABLE, NON-WIREWOUND RESISTORS.

2.1.2 <u>Voltage Derating</u>. Steady-state voltage applied to these resistors shall be limited to 0.80 of the values shown in Paragraph 3.3 of Section 402 of MIL-STD-199.

- 2.2 End-of-life Design Limits. (Resistance)
 - a. ±22 percent for approved applications
 - b. ±30 percent for worst-case application
- 2.3 Mounting. Mounting brackets shall be used.

Section 1140 RJR

3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements.</u> Design and construction shall be in accordance with the requirements of MIL-PRF-39035 and the requirements of this document.

3.2 Recommended. None identified.

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 <u>In-process Controls.</u> In-process controls shall be in accordance with the requirements of MIL-PRF-39035 and the following: An internal visual inspection is required for all parts. A binocular microscope with minimum 30X magnification and an integral light source or fiber optic light ring shall be used. Any resistor exhibiting one or more of the following defects shall be marked and rejected. The entire lot shall be rejected if the fall-out exceeds 7.0% of the lot.

- a. Foreign material
- b. Chips, spalls, cracks, or scratches in the resistor element
- c. Element misalignment or improper seating
- d. Incorrect or missing element stops
- e. Incorrect seating or damage to wiper arm
- f. Faulty termination of element or pins

4.2 <u>Group A Requirements</u>. Group A requirements shall be in accordance with the requirements of MIL-PRF-39035 and Table 1140-1.

4.3 Group B Tests. Group B tests shall be in accordance with the requirements of MIL-PRF-39035.

4.4 <u>Qualification Tests</u>. Qualification testing shall be in accordance with the requirements of MIL-PRF-39035.

4.5 <u>Incoming Inspection DPA.</u> Incoming inspection DPA shall be in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

5. REGISTERED PMP

- 5.1 Reliability Suspect Parts. All variable resistors are reliability suspect.
- 6. PROHIBITED PMP. Parts with prohibited materials in their construction.

Section 1140 RJR

TABLE 1140-1. ADDITIONS AND MODIFICATIONS TO GROUP A TESTS FOR VARIABLE, NON-WIREWOUND RESISTORS

| MIL-PRF-39035 | Requirements and Criteria per MIL-PRF-39035 |
|-----------------------------------|--|
| Subgroup 1 (100%) 1/ | |
| Thermal Shock | |
| Conditioning | a. 168 hours minimum at 85 <u>+</u> 5°C |
| Contact Resistance Variation | |
| Immersion | |
| Subgroup 2 | |
| Vibration, random | a. 12 samples (6 highest, 6 lowest in resistance value), 0 failure |
| | b. MIL-STD-202, Method 214, Test Condition UK (or to the requirements of the application |
| | c. Two cycles of 10 minutes each in two orthogonal planes |
| | d. Post vibration measurements shall meet specification limits |
| Subgroup 3 | |
| Visual and Mechanical Examination | |

1/ PDA is 5%

VARIABLE, WIRE-WOUND RESISTORS (RTR)

(MIL-PRF-39015)

1. SCOPE. This section sets forth detailed requirements for variable, wire-wound resistors.

2. APPLICATION. Variable resistors shall be avoided whenever possible. They are not recommended for space use. These resistors are not hermetically sealed and are susceptible to degraded performance due to ingress of soldering flux, cleaning solvents, and conformal coatings during equipment fabrication. These parts are also subject to resistance changes during shock and vibration or aging.

2.1 Derating

2.1.1 Power Derating. These resistors shall be power-derated in accordance with Figure 1150-1.




FIGURE 1150-1. POWER DERATING REQUIREMENTS FOR VARIABLE, WIRE-WOUND RESISTORS

2.1.2 <u>Voltage Derating</u>. Steady-state voltage applied to these resistors shall be limited to 0.80 of the values shown in Table 1150-1.

Section 1150 RTR

| Nominal Resistance Ohms | Maximum Rated Voltage Volts AC (rms) or DC |
|-------------------------|---|
| 10 | 2.7 |
| 20 | 3.8 |
| 50 | 6.1 |
| 100 | 8.7 |
| 200 | 12.3 |
| 500 | 19.4 |
| 1000 | 27.4 |
| 2000 | 38.7 |
| 5000 | 61.3 |
| 10000 | 86.7 |

TABLE 1150-1. MIL-STD-199 RATED VOLTAGES

2.2 End-of-life Design Limits. (Resistance)

a. ±10 percent for approved applications

b. ± 20 percent for worst-case application

2.2.1 <u>Pulse Power.</u> Same requirements as described in Paragraph 2.3.5 of Section 1170, if the wiper position is not less than 70 percent of the maximum setting.

2.3 <u>Mounting</u>. Mounting shall be in accordance with Section 3500. Mounting brackets may be necessary for part typical shock and vibration environments.

3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements.</u> Design and construction shall be in accordance with the requirements of MIL-PRF-39015 and the requirements of this document.

3.2 Recommended

3.2.1 <u>Wire Diameter.</u> A minimum wire diameter of 25.4 micrometers (0.001 inch) zero negative tolerance shall be used.

3.2.2 Internal Connections. All internal connections shall be welded.

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 <u>In-process Controls.</u> In-process controls shall be in accordance with the requirements of MIL-PRF-39015 and the following: An internal visual inspection is required for all parts. A binocular microscope with minimum 30X magnification and a coaxial illumination or fiber optic light ring shall be used. Any resistor exhibiting one or more of the following defects shall be marked and rejected. The entire lot shall be rejected if the percentage of its rejected parts exceeds 7.0 percent.

Section 1150 RTR

- a. Damage to resistance wire reducing its diameter by one-third or more
- b. Nonwelded internal connections
- c. Loose windings on active portion of resistor
- d. Loose wire ends or wraps capable of touching other conductive parts or each other
- e. Any lubricant on resistance element
- f. Resistance element not secure to resistor body
- g. Body and wiper stops cracked, damaged, or distorted
- h. Loose welds
- i. Burning at weld greater than one-half of tab width
- j. Cracks or fractures in welds
- k. Loose terminals
- I. Foreign material such as weld splatter, fluxes residue, or metallic particles.

4.2 <u>Group A Requirements</u>. Group A requirements shall be in accordance with the requirements in MIL-PRF-39015 and Table 1150-2.

4.3 Group B Tests. Group B tests shall be in accordance with the Group B tests in MIL-PRF-39015.

4.4 <u>Qualification Tests.</u> Qualification testing shall be in accordance with the requirements of MIL-PRF-39015.

4.5 <u>Incoming Inspection DPA.</u> Incoming inspection DPA shall be in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

5. REGISTERED PMP

5.1 Reliability Suspect Parts. All variable resistors are reliability suspect.

6. PROHIBITED PMP. Parts with prohibited materials in their construction.

Section 1150 RTR

TABLE 1150-2. GROUP A TESTS FOR VARIABLE, WIRE-WOUND RESISTORS

| MIL-PRF-39015 | Additions to the Methods, Requirements and Criteria of MIL-PRF- 39015 |
|-----------------------------------|---|
| Subgroup 1 (100%) 1/ | |
| Thermal Shock | |
| Conditioning | a. 168 hours minimum at +85°C |
| Peak Noise | |
| Total Resistance | |
| Immersion | |
| Subgroup 2 | |
| Vibration, random | a. 12 samples (6 highest, 6 lowest in resistance value), 0 failure |
| | b. MIL-STD-202, Method 214, Test Condition IIK or the vibration level requirements of the application |
| | c. Two cycles of 10 minutes each in two orthogonal planes |
| | d. Measurements before, during and after test shall be in accordance with MIL-PRF-39015 |
| | e. Change in total resistance and setting stability shall meet specification limits |
| Subgroup 3 | |
| Continuity | |
| Absolute Minimum Resistance | |
| End Resistance | |
| Actual Effective Electric Travel | |
| DWV | |
| IR | |
| Torque | |
| Subgroup 4 | |
| Visual and Mechanical Examination | |
| Solderability | |
| | |

1/ PDA is 5%

WIRE-WOUND, ACCURATE, RESISTORS (RBR)

(MIL-PRF-39005)

1. SCOPE. This section sets forth detailed requirements for fixed wire-wound (accurate) resistors.

2. APPLICATIONS

2.1 Derating

2.1.1 <u>Power Derating</u>. Power shall be derated with temperature in accordance with Figure 1160-1.




FIGURE 1160-1. HIGH TEMPERATURE DERATING CURVES FOR ACCURATE WIRE-WOUND RESISTORS

2.1.2 <u>Voltage Derating</u>. Steady-state voltages applied to these resistors shall be limited to 0.60 of the values shown as maximum voltages in Table 303-II of MIL-STD-199.

2.2 <u>Resistance Tolerances and Wattage Input.</u> Maximum steady-state wattages shall be further derated according to the resistance tolerance of the resistor as listed in Table 1160-1.

Downloaded from http://www.everyspec.com

Section 1160 RBR

TABLE 1160-1 RESISTANCE TOLERANCE AND REQUIRED DERATING

| Resistance Tolerance | Additional Derating Factor for Nominal Wattage | |
|-------------------------|--|--|
| | | |
| 0.01 percent | 0.40 | |
| 0.05 percent | 0.40 | |
| 0.10 percent | 0.40 | |
| 1.00 percent | 0.80 | |
| | | |

2.3 <u>End-of-life Design Limits. (Resistance).</u> Power derating is for all sizes in MIL-PRF-39005. The end-of-life (EOL) stabilities are based on power-derating curves of Figure 1160-1.

- I. EOL = ±1.00 percent (plus initial tolerance)
- II. EOL = ± 0.51 percent (plus initial tolerance)
- III. EOL = ± 0.30 percent (plus initial tolerance)
- IV. EOL = ± 0.03 percent (plus initial tolerance)

2.4 Electrical Considerations

2.4.1 <u>Moisture.</u> These resistors are susceptible to absorption of water vapor and can exhibit a positive or negative (usually positive) shift of resistance of 30 to 70 parts per million. The shift in resistance is influenced by the relative humidity, temperature, and the time exposed. The process is completely reversible by baking at a moderate temperature. (Consult with manufacturer for temperature and duration.)

3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements.</u> Design and construction shall be in accordance with the requirements of MIL-PRF-39005 and the requirements of this document.

3.2 Recommended

3.2.1 Internal Connections. All internal connections shall be welded.

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 <u>In-process Controls.</u> In-process controls shall be in accordance with the requirements of MIL-PRF-39005 and the following: All exposed inner surfaces of each resistor shall be examined at a minimum of 30X magnification. Any part exhibiting one or more of the following anomalies shall be rejected.

- a. Absence of a soft cushion coating over wire winding
- b. Burning at weld greater than one-half tab width
- c. Lack of indication weld tip indention at welds
- d. Cracks, breaks, or partial fracture at welds

4.2 <u>Group A Requirements.</u> Group A requirements shall be in accordance with MIL-PRF-39005 and Table 1160-2.

Section 1160 RBR

4.3 Group B Tests. Group B tests shall be in accordance with the requirements of MIL-PRF-39005.

4.4 <u>Qualification Tests</u> Qualification testing shall be in accordance with the requirements of MIL-PRF-39005.

4.5 <u>Incoming Inspection DPA.</u> Incoming inspection DPA shall be in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

5. REGISTERED PMP

5.1 <u>Reliability Suspect Parts.</u> Designs using soldered or crimped internal connections are reliability suspect. Designs using a wire diameter of less than 25.4 micrometers (0.001 inch) zero negative tolerance is reliability suspect.

6. PROHIBITED PMP. Parts with prohibited materials in their construction.

TABLE 1160-2 GROUP A TESTS FOR FIXED, WIRE-WOUND, ACCURATE RESISTORS

| MIL-PRF-39005 | Additions to the Methods, Requirements and Criteria of MIL-PRF-39005 |
|---|---|
| Thermal Shock | |
| DC Resistance | |
| Conditioning | a. 168 hours minimum |
| Short Time Overload | |
| Delta DC Resistance | a. R ±(0.01 percent +0.01 ohm) |
| Radiographic Inspection | a. Per MSFC-STD-355; 2 views 90 deg. x-ray, or 360 deg. view using real-time x-ray (preferred). b. Test may be waived if in-process is performed |
| Visual and Mechanical Examination (External) | a. Marking and identification b. Defects and damage; i.e., body finish, lead finish, misalignment, cracks |
| Solderability | |

WIRE-WOUND, POWER-TYPE RESISTORS (RWR)

(MIL-PRF-39007)

1. SCOPE. This section sets forth detailed requirements for wire-wound (power-type) resistors.

2. APPLICATION

2.1 Derating

2.1.1 Power Derating. Power shall be derated in accordance with Figure 1170-1.




FIGURE 1170-1. POWER DERATING REQUIREMENTS FOR WIRE-WOUND (POWER-TYPE) RESISTORS

2.1.2 <u>Voltage Derating</u>. RWR resistors are relatively low ohmic devices, and voltage derating is normally not required.

- 2.2 End-of-life Design Limits. (Resistance)
 - a. ±1 percent for approved application
 - b. ±5 percent for worst-case application
- 2.3 Electrical Considerations

2.3.1 <u>Temperature Coefficient.</u> The temperature coefficient of resistance (due to wire variations) may be either negative or positive, and the values for each style are listed in the applicable MIL-PRF-39007 slash sheet.

2.3.2 <u>High Frequency Operation</u>. These resistors are not designed for high-frequency circuits where their AC characteristics are important.

2.3.3 Noise. The only source of noise is thermal agitation, which can be neglected in most circuit applications.

Section 1170 RWR

2.3.4 <u>Pulse Power</u>. Steady-state power and voltage ratings for wire-wound resistors may not apply to short time constant pulses. Figures 1170-2 through 1170-4 show the maximum power, which the resistors are typically capable of enduring for relatively short periods of time without significant changes in resistance or other parameters. Specific curves should be obtained from the manufacturer for each resistor type. The uses and limitations of these curves are as follows:

- 2.3.4.1 Maximum Pulse Power. Determine the maximum-pulse power rating for:
- a. Non-repetitive Pulses
 - (1) Calculate the pulse power: $P = (E^2/R)$
 - (2) The maximum pulse-power rating is not exceeded if the intersection of the pulse-power line and pulse width line is on or below the pulse-power curve for the appropriate part.




FIGURE 1170-2. TYPICAL MAXIMUM PULSE POWER VERSUS TIME FOR RWR 81 (1-WATT) RESISTORS




FIGURE 1170-3. TYPICAL MAXIMUM PULSE POWER VERSUS TIME FOR RWR 89 (3-WATT) RESISTORS






FIGURE 1170-4. TYPICAL MAXIMUM PULSE POWER VERSUS TIME FOR RWR 84 (7-WATT) RESISTORS

a. Repetitive Pulses

- (1) Calculate the pulse-power and determine the maximum pulse power rating as in (a) above.
- (2) If the maximum pulse power rating is not exceeded, determine the average pulse power:

P(avg) = P(t/T)

The average pulse power shall not exceed 50 percent of the steady-state power rating.

2.3.4.2 Maximum Pulse Voltage. The maximum pulse voltage shall be:

| Style | Voltage |
|-------|---------|
| RWR81 | 175V |
| RWR89 | 450V |
| RWR84 | 750V |

Section 1170 RWR

2.3.4.3 Limitations

- a. Under reduced pressure conditions, the maximum pulse voltage shall not exceed 50% of the reduced dielectric strength of the air under the reduced pressure condition.
- b. When the resistors are operated at temperatures above +25°C, the pulse power rating shall be derated (see Fig. 1170-1).
- c. When the resistors are operating under steady-state conditions and a pulse is applied in addition, the pulse power rating shall be derated so that the sum of the steady-state power plus the pulse power does not exceed the derating requirements of Figure 1170-1.

3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements.</u> Design and construction shall be in accordance with the requirements of MIL-PRF-39007 and the requirements of this document. Coating material shall be per MIL-STD-199.

3.2 Internal Connections. All internal connections shall be welded.

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 <u>In-process Controls.</u> In-process controls shall be in accordance with the requirements of MIL-PRF-39007 and the following: All exposed inner surfaces of each resistor shall be examined at a minimum of 30X magnification. Any part exhibiting one or more of the following anomalies shall be rejected.

- a. End cap misalignment greater than 5 degrees
- b. Cracks, excessive bends, incomplete wire weld, or loose wire at end cap
- c. Split, distorted, or cracked end caps
- d. Space between wires turns more than five times the wire diameter, except for values less than 1.0 ohm or for fusible resistors (High resistance values require insulated wire and the wire turns may touch.)
- e. Cracks or surface holes in core which exceed 0.025 inch in greatest dimension

4.2 <u>Group A Requirements</u>. Group A requirements shall be in accordance with the requirements in MIL-PRF-39007 and Table 1170-1.

4.3 Supplier DPA. Supplier DPA shall be in accordance with the requirements of MIL-PRF-39007 for T-level.

4.4 <u>Group B Tests</u>. Group B tests shall be in accordance with the Group B tests in MIL-PRF-39007 plus the resistance temperature characteristics and moisture resistance tests specified herein.

4.5 <u>Qualification Tests</u>. Qualification testing shall be in accordance with the requirements of MIL-PRF-39007.

4.6 <u>Incoming Inspection DPA.</u> Incoming inspection DPA shall be in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

5. REGISTERED PMP

5.1 <u>Reliability Suspect Parts.</u> Designs using soldered or crimped internal connections are reliability suspect. Designs using a wire diameter of less than 25.4 micrometers (0.001 inch) zero negative tolerance is reliability suspect.

6. PROHIBITED PMP. Parts using prohibited materials in their construction.

Section 1170 RWR

TABLE 1170-1. GROUP A TESTS FOR WIRE-WOUND (POWER TYPE) RESISTORS

| MIL-PRF-39007 | Additions the Methods, Requirements and Criteria of MIL-PRF-39007 |
|-----------------------------------|--|
| Subgroup 1 (100%) 1/ | |
| Thermal Shock | |
| Conditioning | |
| Short Time Overload | |
| Dielectric Withstanding-Voltage | |
| DC Resistance | DC resistance shall be within initially specified tolerance limits; lots having more than 10% out-of-tolerance rejects shall not be used |
| Subgroup 2 (100%) | |
| Radiographic Inspection | Per MIL-PRF-39007 for T-level |
| Subgroup 3 | |
| Visual and Mechanical Examination | Per MIL-PR-39007 for T-level |
| Solderability | |
| DPA | |

1/ PDA for Subgroup 1 tests is 5%, or one resistor.

WIRE-WOUND, CHASSIS-MOUNTED RESISTORS (RER)

(MIL-PRF-39009)

1. SCOPE. This section sets forth detailed requirements for fixed, wire-wound, power-type, chassis-mounted resistors.

- 2. APPLICATION
- 2.1 Derating
- 2.1.1 Power Derating. See Paragraph 2.1.1 of Section 1170.
- 2.1.2 Voltage Derating. See Paragraph 2.1.2 of Section 1170.
- 2.2 End-of-life Design Limits. See Paragraph 2.2 of Section 1170.
- 2.3 <u>Electrical Considerations.</u> See Paragraph 2.3 of Section 1170.
- 3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements.</u> Design and construction shall be in accordance with the requirements of MIL-PRF-39009 and the requirements of this document.

3.2 Recommended

3.2.1 Internal Connections. All internal connections shall be welded.

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 <u>In-process Controls.</u> In-process controls shall be in accordance with the requirements of MIL-PRF-39009 and the following: All exposed inner surfaces of each resistor shall be examined at a minimum of 30X magnification. Any part exhibiting one or more of the following anomalies shall be rejected.

- a. End cap misalignment greater than 10 degrees
- b. Cracks, excessive bends, incomplete wire weld, or loose wire at end cap
- c. Split, distorted, or cracked end caps
- d. Space between wires turns more than five times the wire diameter, except for values less than 1.0 ohm or for fusible resistors (High resistance values require insulated wire and the wire turns may touch.)
- e. Cracks or surface holes in core which exceed 0.025 inch in greatest dimension

4.2 <u>Group A Requirements.</u> Group A requirements shall be in accordance with the requirements in MIL-PRF-39009 and Table 1180-1.

4.2.1 Supplier DPA. Supplier DPA shall be in accordance with the requirements of MIL-PRF-39007 for T-level.

4.3 Group B Tests. Group B tests shall be in accordance with the Group B tests in MIL-PRF-39009.

Section 1180 RER

4.4 <u>Qualification Tests.</u> Qualification testing shall be in accordance with the requirements of MIL-PRF-39009.

4.5 <u>Incoming Inspection DPA.</u> Incoming inspection DPA shall be in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

5. REGISTERED PMP

5.1 <u>Reliability Suspect Parts.</u> Designs using soldered or crimped internal connections are reliability suspect.

6. PROHIBITED PMP. Parts using prohibited materials in their construction.

TABLE 1180-1. GROUP A TESTS FOR WIRE-WOUND, POWER-TYPE, CHASSIS-MOUNTED RESISTORS

| MIL-PRF-39009 | Additions to the Methods, Requirements and Criteria of MIL-PRF-39009 | |
|-----------------------------------|---|--|
| Subgroup 1 (100%) 1/ | | |
| Thermal Shock | | |
| Conditioning | Test conditions and measurements after test shall be per MIL-PRF-39007 for T-level | |
| Short Time Overload | | |
| Dielectric Withstanding-Voltage | | |
| DC Resistance | DC resistance shall be within initially specified tolerance limits; lots having more than 10% out-of-tolerance rejects shall not be used. | |
| Subgroup 2 (100%) | | |
| Radiographic Inspection | Per MIL-PRF-39007 for T-level | |
| Subgroup 3 | | |
| Visual and Mechanical Examination | | |
| Solderability | | |
| DPA | Per MIL-PRF-39007 for T-level | |

1/ PDA for Subgroup 1 tests is 5%, or one resistor.

SECTION 1190

FIXED FILM RESISTOR NETWORK (RZ)

(MIL-PRF-83401)

1. SCOPE. This section sets forth detailed requirements for a fixed-film resistor network installed in flat pack or dual-in-line packages.

2. APPLICATION

2.1 Derating

2.1.1 <u>Power Derating</u>. Steady-state power applied to these resistors shall be limited to temperatures below +70°C to 0.50 of the power rating values shown in Table 1190-1 for approved applications. Power applied to these resistors shall be limited to temperatures below +70°C to 0.75 of the power rating values given in Table 1190-1 for worst-case applications. Both the steady-state and the worst-case power applied to these resistors shall be linearly reduced to zero power from +70°C to +125°C.

2.1.2 <u>Voltage Derating</u>. Steady-state voltage applied to these resistors shall be limited to 0.80 of the maximum voltage values shown in Table 1190-1.

2.2 End-of-life Design Limits (Resistance)

- a. ±1 percent for approved application
- b. ±2 percent for worst-case application

2.3 <u>Electrical Considerations</u>. The resistance temperature coefficient (TC) can be either characteristic H (\pm 50 parts per million per °C) or characteristic K (\pm 100 parts per million per °C). Since all resistors in a network are manufactured from the same batch at the same time, the TCs should be matched within \pm 5 parts per million.

2.3.1 <u>Humidity/Power Conditions.</u> Nichrome film element used in a lot of resistor networks is susceptible to corrosion/dissolution when the part is operated under humid conditions, causing large increases in resistance values, or open circuit failures. Care shall be taken during handling, storage, board assembly or testing so as not to compromise the integrity of conformal coating, molded or hermetic case.

TABLE 1190-1. MANUFACTURER'S ELEMENT POWER, NETWORK POWER, AND VOLTAGE RATINGS

| Resistor Style | Schematic Type | Element Power Rating at +70°C in watts | Network Power Rating at +70°C in watts | Maximum Voltage DC or AC (rms) |
|----------------|-------------------|--|--|-----------------------------------|
| RZ010 | А | 0.2 | 1.4 | 100 |
| RZ010 | В | 0.1 | 1.3 | 100 |
| RZ020 | А | 0.2 | 1.6 | 100 |
| RZ020 | В | 0.1 | 1.5 | 100 |
| RZ030 | A | 0.05 | 0.35 | 50 |
| RZ030** | В | 0.025 | 0.325 | 50 |
| RZ030** | A | 0.2 | 1.0 | 50 |
| RZ030 | В | 0.1 | 1.0 | 50 |
| RZ040 | С | 0.2 | 1.8 | 50 |
| RZ040 | G | 0.2 | 1.0 | 50 |
| RZ050 | С | 0.2 | 1.8 | 50 |
| RZ050 | G | 0.2 | 1.0 | 50 |
| RZ060 | С | 0.2 | 1.8 | 50 |
| RZ060 | G | 0.2 | 1.0 | 50 |
| RZ070 | С | 0.12 | 0.6 | 50 |
| RZ070 | G | 0.12 | 0.36 | 50 |
| RZ080 | С | 0.12 | 0.84 | 50 |
| RZ080 | G | 0.12 | 0.48 | 50 |
| RZ090 | С | 0.12 | 1.08 | 50 |
| RZ090 | G | 0.12 | 0.6 | 50 |

** Schematics are shown in detail specification of MIL-PRF-83401. RZ030 ratings are based on case temperature (heat sinking applied) up to +50°C for the total network and up to +90°C per element. Rating shown here is for thick film.

3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements.</u> Design and construction shall be in accordance with the requirements of MIL-PRF-83401 and the requirements of this document. The resistance temperature coefficient (TC) shall be either characteristic H (\pm 50 parts per million per °C) or characteristic K (\pm 100 parts per million per °C). All resistors in a network shall be manufactured from the same batch at the same time.

3.2 Recommended

- a. Tantalum nitride, deposited onto substrate, and protected by tantalum pentoxide passivation.
- b. The surface should be anodized for moisture protection or laser-trimmed and subsequently glassivated.
- c. Welded internal connections
- d. Hermetically sealed units

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 <u>In-process Controls.</u> In-process controls shall be in accordance with the requirements of MIL-PRF-83401 and the following:

4.1.1 <u>Precap Visual Inspection</u>. Precap visual inspection is required for all parts. A binocular microscope with at least 100X magnification and a coaxial illuminated or fiber optic light ring shall be used. The resistor side visual inspection shall be performed at 100X minimum magnification, perpendicular to the die surface, with illumination normal to the die surface. Any die exhibiting one or more of the following defects shall be marked and rejected.

- 4.1.1.1 Metallic Particles
 - a. <u>Attached.</u> Attached metallic particles shall not exceed 0.005 inch in the major dimension. Particles shall not touch nor extend over the metal film. Particles shall be considered attached when they cannot be removed with a 20 psig gas blow of dry nitrogen or dry, oil-free, air.
 - b. <u>Residue</u>. There shall be no residue from the spiral cutting operation at 100X magnification within the enclosure.

4.1.1.2 <u>Nonmetallic Particles.</u> Glass, fibers, and other nonmetallic materials within the enclosure shall not exceed 0.005 inch in their major dimension.

4.1.1.3 <u>Metallization Defects.</u> Any of the following anomalies in the active circuit metallization shall be cause for rejection.

- a. <u>Metallization Scratches.</u> Any scratch in metallization through which the underlying resistor material also appears to be scratched. Any scratch in the interconnecting metallization which exposes resistive material or oxide anywhere along its length and reduces the width of the scratch-free metallization strip to less than 50 percent of its original width. A scratch is defined as any tearing defect that disturbs the original surface of the metallization.
- b. <u>Metallization Voids</u>. Any void in the interconnecting metallization which leaves less than 50 percent of the original width undisturbed. A void is defined as any region in the interconnecting metallization where the underlying resistive material or oxide is visible which is not caused by a scratch.
- c. Metallization Adherence. Any evidence of metallization lifting, peeling or blistering.
- d. <u>Metallization Probing</u>. Probe marks on the interconnecting metallization other than the bonding pads that violate the scratch or void criteria.
- e. <u>Metallization Bridging</u>. Bridged metallization defect that reduces the distance between any two metallization areas to less than 0.0003 inch. Bridging between metallization and resistor pattern not intended by design that reduces the distance between the two to less than 0.0001 inch.
- f. <u>Metallization Alignment</u>. Any misalignment between the resistor pattern and the metallization such that more than 0.0005 inch of resistor on a side is exposed.
- g. <u>Metallization Corrosion</u>. Any evidence of localized heavy stains, metallization corrosion, discoloration or mottled metallization.

4.1.1.4 <u>Resistor Defects.</u> Any of the following anomalies within the active resistor area shall be cause for rejection. The active area of resistor is that part of the resistance pattern which remains in series connection between resistor terminals and is not shorted by metallization.

- a. <u>Resistor Scratches.</u> Any scratch within the active resistor area.
- b. <u>Resistor Voids.</u> Any void or neckdown in the active resistor path, which reduces the width of the stripe by more than 50 percent of the original width. Any void or necking down in the active resistor path for a line width design of less than 0.0002 inch which reduces its original width by 25 percent or more. Any void or chain of voids in the resistor element at the gold termination.
- c. Resistor Adherence. Any evidence of resistor film lifting, peeling or blistering.
- d. Probe Marks. Any probe mark on the resistor material.
- e. <u>Resistor Material Corrosion</u>. Any evidence of localized heavy stains or corrosion of resistor material in the active resistor path; however, discoloration of tantalum-based resistors due to thermal stabilization is not a cause for rejection.
- f. <u>Resistor Bridging Defects</u>. Any conductive continuous bridging between active resistance stripes. A partial bridging defect is that which reduces the distance between adjacent active resistance stripes to less than 0.1 mil or 50 percent of the design separation, whichever is less, when caused by smears, photolithographic defects or other causes. For a partial bridge within lines and spacing of 0.0001 inch design width, visual separation (evident at 400X) is sufficient for acceptance.
- 4.1.1.5 Laser Trim Faults
 - a. A partially cut or bridged coarse or mid-range trim link.
 - b. The remaining width in fine-trim top hat area after laser cut is less than the width of the narrowest line within the same resistor pattern. Uncut material remains after a laser scribe due to "skipping" of the laser beam. If laser cut is not straight lines, the narrowest remaining width shall be equal to or greater than the width of the narrowest lines within the same resistor pattern.
 - c. Laser cut scribed to indicate a reject chip when the scribe does not meet the requirements of the individual mask model lists.
 - d. Oxide voids, cracking or similar damage caused to the SiO₂ underlayer by laser beam where such damage touches active interconnects or resistor path.
 - e. Laser trim cut where edge of cut touches the active resistor path.
 - f. Any discoloration or change in surface finish of a resistor stripe by the direct laser beam or by spurious reflections caused by optics of the system. Discoloration of tantalum-based resistors in and around laser kerf is not a cause for rejection.
 - g. Any chip intended to be laser-trimmed that is not laser-trimmed.

4.1.1.6 <u>Resistor Bonding Pad Defects.</u> Any resistor containing one or more bonding pads with one or more of the following anomalies shall be rejected.

- a. <u>Globules</u>. A globule is defined as any material with a smooth perimeter extending out from the bonding pad onto the resistor or substrate material. Such globules are usually featureless and of low reflectivity and therefore difficult to focus upon.
- b. <u>Missing Metallization</u>. Any indications of missing metallization whether at the perimeter or totally within the bonding pad. Resistor material may be visible in the areas of missing metallization.
- c. <u>Metallization Corrosion</u>. Any evidence of localized heavy, diffuse stains, discolored material, or low-density material either on the pad's perimeter or totally within the bonding pad. Any evidence of stains or discoloration extending out onto the resistor or substrate material.

4.1.1.7 <u>Oxide Defects.</u> Any resistor having excessive oxide defects or voids shall be rejected. An oxide void is a fault in the oxide evidenced by localized double or triple colored fringes at the edges of the defect visible at 100X. The following shall be cause for rejection:

- a. Any oxide void that bridges any two resistor or metal areas not intended by design.
- b. Any oxide void under metallization or resistor geometry.
- c. Less than 0.0005 inch oxide visible between active metallization and edge of a die. Excluded from this are any inactive metallization lines.

4.1.1.8 Scribing and Die Defects. Any resistor having the following scribing or die anomalies shall be rejected:

- a. Any chipout or crack in the active resistor or metal area.
- b. Any crack that exceeds 0.005 inch in length or comes closer than 0.001 inch to an active area on the die.
- c. Any crack in a die that exceeds 0.001 inch in length and points towards the active circuit area.
- d. A die having an attached portion of an adjacent die which contains metallization or resistor material.
- e. A crack or chip in the backside of a die that leaves less than 75 percent of area intact or a crack or chip under a bonding pad.

4.2 <u>Group A Requirements.</u> Group A requirements shall be performed on a 100% basis in accordance with the requirements in MIL-PRF-83401 and Table 1190-2 and the following:

4.2.1 <u>Fail Criteria.</u> Resistor networks that are out of resistance tolerance, or which exhibit a change in resistance greater than that permitted, shall be removed from the lot. Lots having more than 5 percent total rejects due to resistance tolerance or resistance change shall be rejected.

4.2.2 Power Conditioning

- a. The network shall be mounted to attain the test temperature condition noted below. Leads shall be mounted by means other than soldering or welding to avoid stress or damage to the leads. Networks shall be so arranged that the temperature of one network cannot appreciably affect the temperature of any other network.
- b. Operating conditions shall be in accordance with MIL-PRF-83401. The supply voltage shall be regulated and controlled to maintain a tolerance ± 5 percent of the maximum voltage specified.
- c. With the dc voltage applied, the ambient temperature shall be adjusted to obtain a case temperature of +70°C, with a tolerance of +5°C, -0°C.
- d. Initial and final resistance shall be at room ambient temperature
- e. Test duration shall be 168 hours, minimum

4.3 <u>Group B Tests.</u> Group B tests shall be performed on every lot in accordance with the Group B tests in MIL-PRF-83401, plus a 1000-hour life test.

4.4 <u>Group C Tests.</u> Group C tests shall be performed on every lot in accordance with the Group C tests in MIL-PRF-83401.

4.5 <u>Qualification Tests</u>. Qualification testing shall be in accordance with the requirements of MTL-R-83401.

4.6 <u>Incoming Inspection DPA.</u> Incoming inspection DPA shall be in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

5. REGISTERED PMP

5.1 Reliability Suspect Parts.

5.1.1 <u>Thick Film Designs</u>. Resistor networks manufactured by thick film technology are reliability suspect due to the internal solder connections required.

5.1.2 <u>Unpassivated Nichrome.</u> Unpassivated nichrome resistors, either planar or discrete, used in networks are reliability suspect due to the potential opening of nichrome traces in the presence of moisture and bias, even in hermetically sealed packages.

5.1.3 <u>Excessively Thin Tantalum Nitride</u>. Designs requiring tantalum nitride thicknesses below 35 nanometers are reliability suspect due to the increased susceptibility of these parts to (a) mechanical handling damage, (b) opens resulting from "hot spots" at surface defects and (c) non-ohmic behavior at low voltages.

6. PROHIBITED PMP

Parts with prohibited materials in their construction.

TABLE 1190-2 100% GROUP A TESTS FOR FIXED-FILM RESISTOR NETWORKS

| MIL-PRF-83401 | Additions to the Methods, Requirements and Criteria of MIL-PRF-83401 | |
|---|---|--|
| Precap Visual Inspection | Paragraph 4.1 of this section | |
| Thermal Shock | | |
| Power Conditioning | Paragraph 4.2.2 of this section | |
| Short Time Overload | | |
| Dielectric Withstanding- Voltage | | |
| Insulation Resistance | | |
| DC Resistance | | |
| Particle Impact Noise | a. MIL-STD-202, Method 217 Detection | |
| Detection (PIND) | b. The lot may be tested a maximum of 5 times. If less than 1% of the lot fails during any of the 5 runs, the lot may be accepted. All defective devices shall be removed after each run. Lots which do not meet the 1% PDA on the fifth run, or cumulatively exceed 25% defectives, shall be rejected. | |
| Seal (when applicable) | Applicable to cavity devices only. | |
| Visual and Mechanical Examination (External) | a. Marking and identification b. Defects and damage, i.e., body finish, lead finish, misalignment, cracks | |
| Solderability | | |

THERMISTORS (RTH)

(MIL-PRF-23648 AND MIL-PRF-32192)

1. SCOPE. This section sets forth detailed requirements for thermistors, i.e., temperature-sensitive resistors. There are two classes of thermistors, one with positive temperature coefficients of resistance (PTC) and one with negative coefficients (NTC).

2. APPLICATION

2.1 Derating

2.1.1 <u>Positive Temperature Coefficient (PTC)</u>. Positive temperature coefficient thermistors are generally operated in the self-heat mode (heated as a result of current passing through). Such parts should be derated to 50 percent of their rated power at any given temperature as provided in the thermal derating curve of a given slash sheet.

2.1.2 <u>Negative Temperature Coefficient (NTC)</u>. Negative coefficient types operated in the self-heat mode shall be derated in accordance with Figure 1195-1 to prevent thermal runaway. Such parts should be derated to a power level causing a maximum increase of 50 times the dissipation constant or a maximum part temperature of 100°C, whichever is less. Operation in a heat-sunk mode allows greater power levels.




FIGURE 1195-1 DERATING CURVE FOR NEGATIVE COEFFICIENT THERMISTORS

Section 1195 RTH

2.2 End-of-life Design Limits Resistance (for Five Years)

- a. Glass Bead (Negative TC) ± 1.3 percent + initial tolerance *
- b. Bead Encapsulated (Positive TC) ± 1.8 percent + initial tolerance *
- c. Disc (Positive or Negative TC) ± 5 percent + initial tolerance *

*EOL resistance factor is the total RSS (root sum square) design tolerance:

Total design = $[(Aging + initial tolerance)2 + (environments)2]^{1/2}$ tolerance

- 2.3 <u>Electrical Considerations.</u> The following circuit design cautions shall be observed:
 - a. Use a current limiting resistor or a series circuit design when using a fixed voltage source to prevent the negative coefficient type thermistor from going into thermal runaway.
 - b. Never exceed the maximum current or power rating, even for short time periods.
 - c. Never move a thermistor (used in the self-heat mode) into a medium of lower thermal conductivity without careful analysis in order to prevent thermal runaway conditions.
 - d. Accurate thermistors (± 1 percent) are calibrated for specific temperature test points; operation beyond the test points could result in permanent tolerance changes greater than those allowed for in the calibration.
- 2.3.1 Mounting. The following shall be considered when mounting thermistors:
 - a. The dissipation constant is specified in still air with the thermistor suspended by its leads. Any thermal or mechanical contact with an item acting as a heat sink, or change in surrounding media, changes the resistance of the thermistor.
 - b. Heat sinks should be used when soldering to thermistor leads.

2.4 <u>Radiation Environment Considerations.</u> PTC thermistors with silicon elements can be sensitive to radiation. As a minimum, the effects of the expected radiation environments on the part performance in the application shall be analyzed to verify the component will operate successfully. All mitigation strategies shall be documented. The environments addressed will include the expected natural space environment calculated over the intended life of the mission and any additional nuclear enhanced environment specified in the system specification.

3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements.</u> Design and construction shall be in accordance with the requirements of MIL-PRF-23648 or MIL-PRF-32192 and the requirements of this document.

3.2 Recommended

- a. Glass bead style.
- b. Hermetically sealed thermistor where appropriate. (The only hermetically sealed thermistor available in MIL-PRF-23648 is the -/19, a PTC device type.)

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 <u>In-process Controls.</u> In-process controls shall be in accordance with the requirements of MIL-PRF-23648 or MIL-PRF-32192.

4.2 <u>Group A Requirements.</u> Group A requirements shall be in accordance with the requirements in MIL-PRF-23648 and Table 1195-1. Chip thermistors shall be Group A tested in accordance with the requirements of MIL-PRF-32192 and Table 1195-1.

Section 1195 RTH

4.3 <u>Group B Tests.</u> Group B tests shall be in accordance with the requirement in MIL-PRF-23648 and Table 1195-2.Chip thermistors shall be Group B tested in accordance with the requirements of MIL-PRF-32192 and Table 1195-1.

4.4 <u>Qualification Tests.</u> Qualification testing shall be in accordance with the requirements of MIL-PRF-23648. Qualification testing of chip thermistors shall be in accordance with the requirements of MIL-PRF-32192.

4.5 <u>Incoming Inspection DPA.</u> Incoming inspection DPA shall be in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

5. REGISTERED PMP

5.1 Reliability Suspect Parts

- a. The use of some disc-type thermistors should be avoided because they can absorb water.
- b. Other thermistors are mechanically fragile and can easily be broken.
- c. Nonpassivated devices
- d. Plastic encapsulated units
- e. Internal organic/polymeric materials (lacquers, varnishes, coatings, adhesives, or greases)
- f. Bimetallic lead bond at die
- g. Ultrasonic cleaned parts

6. PROHIBITED PARTS LIST

Thermistors using prohibited materials in their construction (see Section 4, Paragraph 4.3.3)

TABLE 1195-1 GROUP A TESTS FOR THERMISTORS

| MIL-PRF-23648 and MIL-PRF-32192 | Additions to the Methods, Requirements and Criteria of MIL- PRF-23648 and MIL-PRF-32192 |
|--|---|
| Zero Power Resistance (Initial) | a. At +25°C |
| Thermal Shock | a. Maximum of 1.0 percent change |
| Bake (High temperature exposure) | a. 100 hours at maximum specified operating temperature |
| Burn-in | a. For positive TC devices only |
| | b. 168 hours at +25°C with 1.5 times rated power |
| Zero Power Resistance | |
| Resistance Ratio Characteristic | |
| Insulation Resistance (Not applicable to chip thermistors) | a. Minimum of 500 megohms |
| Visual and Mechanical Examination (External) | a. Marking and identification |
| | b. Defects and damage; i.e., body finish/ lead finish, misalignment, cracks |
| Solderability (Not applicable to gold terminations) | |

TABLE 1195-2. ADDITIONS TO GROUP B TESTS FOR THERMISTORS

| MIL-PRF-23648 and MIL-PRF-32192Tests | Additions to the Methods, Requirements and Criteria of MIL-PRF- 23648 and MIL-PRF-32192 | |
|---|--|--|
| Short Time Load | a. Maximum delta Zero Power Resistance: 1 percent | |
| Dielectric Withstanding Voltage (Not applicable to chip thermistors) | | |
| Low Temperature Storage | | |
| Dissipation Constant | a. Maximum delta Zero Power Resistance: 1 percent | |
| Terminal Strength (Not applicable to chip | a. Minimum 1.0 pound strength | |
| thermistors) | b. Maximum delta Zero Power Resistance: 0.5 percent | |
| Bond Strength (Chip thermistors with top/bottom terminations only) | a. In accordance with MIL-STD-883, Method 2011, Test Condition C or D | |
| Die Shear Strength (Chip thermistors with top/bottom terminations only) | a. In accordance with MIL-STD-883, Method 2019 | |

SWITCHES

1. SCOPE. This section sets forth common requirements for switches. Table 1200-1 lists the military specifications for the general switch types and indicates the applicable section in this standard where detailed requirements are set forth.

| TABLE | 1200-1 | SWITCH | TYPES |
|-------|--------|--------|-------|
| | | | |

| Section Number | Switch Type | Specification Number | |
|----------------|----------------------------------|----------------------|--|
| 1210 | Sensitive and push (snap action) | MIL-S-8805 | |
| 1220 | Thermostatic (Thermal) | MIL-PRF-24236 | |
| 1230 | Pressure | MIL-S-9395 | |

2. APPLICATION. The selection and use of switches and associated hardware shall be in accordance with the requirements contained herein. Contact data such as loads, protection, arc suppression, and noise -suppression are similar to those for relay contacts of the equivalent type. See Section 1000 of this standard for applicable information.

2.1 <u>Derating.</u> Use the derating requirements for relay contacts in Section 1000 to derate switch contacts for operation at ambient temperature.

2.2 <u>Electrical Considerations</u>. Each switch is rated for a specified number of operations at rated current and voltage parameters over a specific temperature range.

2.2.1 <u>Contact Current.</u> For Sensitive, Push and Pressure only: Current during make, break and continuous duty shall be carefully considered. Ratings of contacts are usually given for room temperature. As the ambient temperature increases, switching current ratings are reduced. Typically switch current versus temperature are shown in Figure 1200-1 for a typical switch.




FIGURE 1200-1. SWITCH CURRENT RATING VERSUS TEMPERATURE FOR A TYPICAL SWITCH (NOT APPLICABLE FOR THERMOSTATIC TYPE).

Section 1200 SWITCHES

2.2.2 Cautions

2.2.2.1 <u>Manually Operated Switch.</u> Manually operated switches that are not toggle or snap action can have the contacts damaged or seriously reduce their load handling capabilities when the switch is deliberately operated in slow motion.

2.2.2.2 <u>Load Considerations.</u> For inductive loads, low level loads, intermediate range loads, parallel contacts, series contacts, dry circuit switching, transformer switching, transient suppression, and dynamic contact resistance, the requirements of MIL-STD-1346 (as applicable) shall apply.

2.2.2.3 <u>Environmental Conditions</u>. The environmental conditions shall be considered when using the leaf type actuator. Uncontrolled forces due to shock, vibration, and acceleration can result in inadvertent plunger actuation.

3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements.</u> Design and construction shall be in accordance with the requirements of the applicable specifications and the requirements of this standard.

3.2 Construction Controls. The following controls shall apply:

Each switch not being assembled or inspected shall be kept in a clean dust-free enclosure.

Subsequent to final cleaning and assembly, all open switches shall be worked on under a Class 100 environment per FED-STD-209.

Pre-closure wash (Millipore) and cleanliness verification (micro-particle analysis) shall be accomplished per Section 1000 in accordance with the manufacturer's standard procedure. A copy of the manufacturer's documented micro-particle cleaning and inspection procedures shall be available for review by the procuring activity upon request.

- 3.3 Recommended. Recommended designs and constructions are:
 - a. Switch shaft and housing of corrosion-resistant material
 - b. High contact pressures in cold environments
 - c. Hermetically sealed
 - d. Snap-action style contacts
 - e. Positive break
 - f. Panel seal

4. QUALITY ASSURANCE. The quality assurance requirements for snap action switches, thermal switches, and pressure switches are stated in subsequent sections of the standard. Quality assurance provisions for other switches shall be in accordance with the general requirements of Section 4 and the following:

4.1 <u>In-process Controls</u>. In-process controls shall be in accordance with the requirements of the applicable specifications, and the following:

4.1.1 Internal Visual Inspection

Inspect 100 percent at 10X minimum for:

- a. Particles greater than 25.4 micrometers (0.001 inch) in maximum dimension shall be rejected.
- b. Solder and weld joints
- c. Proper alignment
- d. Feedthroughs with contamination, debris, damage or misalignment shall be rejected.
- e. Normal contacts

Section 1200 SWITCHES

- 4.1.3 Additional Requirements. The following requirements shall apply:
 - a. Inspect seals and encapsulation 100 percent at 10X minimum for cracks
 - b. Leads and terminals are clean, straight, and free of prohibited materials
 - c. Each switch shall have its contact closure force setting checked by the manufacturer to comply with requirements of detailed specifications with full documentation provided.
 - d. Each switch shall have its critical internal dimensions checked for correctness and detail.

4.2 <u>Screening (100 percent).</u> Screening shall be in accordance with the requirements in the applicable specifications. Unless otherwise specified, the screening shall include 500 cycles minimum of run-in testing with contacts monitored for misses at 6 Volts dc, 100 milliamperes maximum.

4.3 Lot Conformance Tests. Lot conformance tests shall be in accordance with the Group B, or equivalent, tests in the applicable specifications.

4.4 <u>Qualification Tests.</u> Qualification testing shall be in accordance with the requirements of the applicable specifications.

- 4.5 Incoming Inspection DPA. Incoming inspection DPA shall be in accordance with MIL-STD-1580.
- 5. REGISTERED PMP
- 5.1 Reliability Suspect Parts
 - a. Nonhermetic units
 - b. Noncorrosion resistant materials
 - c. Slide devices

6. PROHIBITED PARTS LIST. Switches using prohibited materials in their construction (see Section 4, Paragraph 4.3.3).

SENSITIVE AND PUSH (SNAP ACTION) SWITCHES

(MIL-PRF-8805)

1. SCOPE. This section sets forth detailed requirements for hermetically sealed snap-action switches.

2. APPLICATION. See Section 1200.

3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements.</u> Design and construction shall be in accordance with the requirements of MIL-PRF-8805 and the requirements of this document.

3.2 Recommended. See Section 1200.

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 <u>In-process Controls.</u> In-process controls shall be in accordance with the requirements of MIL-PRF-8805. Internal visual inspection shall also be in accordance with the requirements of Paragraph 4.1 in Section 1200. In addition, devices shall be inspected at 10X minimum for the following defects. Devices exhibiting any of the following defects shall be rejected:

a. Adhering conductive or nonconductive particles (metal burrs or case flashing)

b. Incomplete (less than 360 degrees) swaging, or staking of assembly components

c. Scratches or nicks in contact surface areas

4.2 <u>Screening (100 percent)</u>. Screening (100 percent) shall be in accordance with the requirements listed in Table 1210-1.

4.3 <u>Lot Conformance Tests.</u> Lot conformance tests shall be in accordance with the Group B tests in MIL-PRF-8805.

4.4 <u>Qualification Tests.</u> Qualification testing shall be in accordance with the requirements of MIL-PRF-8805.

4.5 <u>Incoming Inspection DPA.</u> Incoming inspection DPA shall be in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

5. REGISTERED PMP

5.1 Reliability Suspect Parts. Switches using thermoplastic dielectric or packaging.

6. PROHIBITED PARTS LIST. Switches using prohibited materials in their construction (see Section 4, Paragraph 4.3.3).

MIL-PRF-8805 Screens Additions and Exceptions to the Methods, Requirements and Criteria of MIL-PRF-8805 **Operating Characteristics** Dielectric Withstanding-Voltage **Contact Resistance** Vibration (Random) a. MIL-STD-202, Method 214, Test Condition II, K (switch in critical system position and test to the requirements of the application) b. 3 orthogonal planes, 1 minute each c. Mounting fixture shall not add or remove energy from switch under test d. Monitored for contact chatter, 10 microseconds maximum per MIL-STD-202, Method 310, Circuit B e. No contact transfer (monitor equipment be capable of detecting closures greater than 1 microsecond) f. If more than one critical system position exists, repeat steps a, b, c, d, and e, with the switch in each critical position. Thermal Shock During last cycle (5th), measure contact resistance at temperature extremes Particle Impact Noise Detection a. MIL-STD-202, Method 217 Detection (PIND) b. The lot may be tested a maximum of 5 times. If less than 1% of the lot fails during any of the 5 runs, the lot may be accepted. All defective devices shall be removed after each run. Lots which do not meet the 1% PDA on the fifth run, or exceed 25% defectives cumulative, shall be rejected. Insulation Resistance Mechanical Run-in a. 500 cycles at 10 cycles per minute at +25°C b. Monitor all make and break contacts at 6 VDC, 100 mA max Seal Dielectric Withstanding-Voltage Insulation Resistance **Operating Characteristics** Radiographic Inspection Per MSFC-STD-355; 2 views 90 deg. apart by X-ray, or 360 deg. view using "realtime" X-ray (preferred). Visual and Mechanical a. Marking and identification Examination (External) b. Defects and damage; i.e., body finish, lead finish, misalignment, cracks Solderability

TABLE 1210-1. 100 PERCENT SCREENING REQUIREMENTS

THERMAL SWITCHES

(MIL-PRF-24236)

1. SCOPE. This section sets forth detailed requirements for thermal switches.

2. APPLICATION

2.1 <u>Derating.</u> The derating requirements given in Section 1000 for relay contacts shall be used to derate switch contacts.

2.2 <u>Electrical Considerations</u>. Bimetallic disc thermal switches are used for thermal control and thermal protection. They have the advantage of being lightweight, sturdy (withstand high shocks of 750 g and vibration of 60 g rms random), and require no external power.

2.2.1 <u>Anomalous Switch Behaviors.</u> Some of the anomalous switch behaviors exhibited are fast cycling in both upper and lower set point. These anomalies are known as "creepage" or "dithering".<u>Creepage</u>. Creepage is defined as an opening or closing of the switch contacts not concurrent with the disc snap. This condition can lead to increased contact wear and shortened switch life as well as increased potential for welded contacts on higher load applications.

2.2.1.2 <u>Dither</u>. Dither is defined as the opening or closing of the switch contacts caused by internal I^2R self heating. This condition exhibits itself in a series of openings and closings with some loss in thermal accuracy.

These failure anomalies usually are exhibited and screened out during acceptance testing and are therefore rarely seen in the field.

2.2.1.2.1 <u>Creepage mitigation</u>. Creepage can be mitigated by performing controlled temperature rate of change creepage test performed at 500 Vdc minimum, 5 ms maximum allowable arc duration, 1°C/minute rate of change is a good screen.

2.2.1.2.2 <u>Dither mitigation</u>. Dither can be mitigated by minimizing internal switch resistance through design and material choice and observing established derating criteria.

2.3 <u>Electrical Requirements</u>. To alleviate the possibility of dither, a 2.2°C minimum thermal deadband shall be required (temperature separation between the thermal switch "on" position and the switch "off" position).

3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements.</u> Design and construction shall be in accordance with the requirements of MIL-PRF-24236 and the requirements of this standard.

3.2 Recommended

- a. Snap-action.
- b. Contact current rating, 5 amperes maximum
- c. Deadband +2.2 °C minimum

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 <u>In-process Controls.</u> In-process controls shall be in accordance with the requirements of MIL-PRF-24236 and the following:

4.1.1 Switch Assembly

- a. Each switch shall have its contact closure and opening force setting checked and documented.
- b. Each switch shall have its critical internal dimensions checked for correctness.
- c. Each switch not being assembled or inspected shall be kept in a clean dust-free enclosure.
- d. Subsequent to final cleaning and assembly, all open switches shall be maintained in a Class 100 environment per FED-STD-209.
- e. All switches that utilize different materials for movable and stationary contacts shall have the terminal polarity identified as + or and the life verified by tests with voltage applied in the polarity specified.

4.1.2 <u>Precap Visual Inspection (100 percent).</u> Inspect at 10X magnification minimum under laminar flow benches. The following conditions shall be rejectable:

- a. Particle contamination greater than 25.4 micrometers (0.001 inch) in maximum dimension.
- b. Plating defects such as flaking or blistering.
- c. Loose oxide film on surface of bimetallic disc.
- d. Organic compounds or films on contacts or header base.
- e. Sharp peaks, cracks, chips, and flakes on actuator chips.
- f. Radial cracks on the glass seal extending greater than one-half the distance from the center post to the outside edge.

4.1.3 <u>Cleaning (Pre-Seal) and Small Particle Inspection (100 percent).</u> Clean thermostatic switches, cans, and any other parts or subassemblies that constitute the final assembly. Parts and subassemblies shall be subjected to micro-particle cleaning and inspection prior to insertion into their enclosures. Devices containing particles greater then 25.4 micrometers (0.001 inch) in maximum dimension shall be rejected. Micro-particle cleaning and inspection shall be in accordance with the manufacturer's standard procedures. A copy of the manufacturer's documented micro-particle cleaning and inspection procedures shall be available for review by the procuring activity upon request.

4.1.4 <u>Screening (100 percent).</u> Screening shall be in accordance with the requirements listed in Table 1220-1.

| Test No. 1/ | Test Description | Reference Paragraph |
|-------------|---|---------------------|
| 1 | Post screen Internal Visual (Pre-seal) Inspection | 4.1.5 |
| 2 | Micro-particle Cleaning and Inspection | 4.1.6 |
| 3 | Run-in 2/ | 4.1.7 |
| 4 | Vibration | 4.1.8 |
| 5 | Particle Impact Noise Detection (PIND) | 4.1.9 |
| 6 | Calibration | 4.1.10 |
| 7 | Creepage | 4.1.11 |
| 8 | Seal | 4.1.12 |
| 9 | Dielectric Withstanding Voltage (DWV) | 4.1.13 |
| 10 | Insulation Resistance | 4.1.14 |
| 11 | Contact Resistance | 4.1.15 |
| 12 | External Visual and Mechanical Examination | 4.1.16 |

TABLE 1220-1. 100 PERCENT SCREENING REQUIREMENTS FOR THERMAL SWITCHES

1/ Tests shall be performed in the order listed.

2/ Alternately, run-in may be performed after PIND.

4.1.5 Post Screen Visual Inspection. A 100% pre-seal visual inspection shall be performed. The internal visual inspection shall be performed using appropriate magnification (10X minimum). The purpose of this examination is to detect faulty workmanship and extraneous particles or materials that are not a required functional part of the mechanism. This examination shall be made on the header assembly, disc, and case, and shall be made from all views necessary to insure the absence of contamination from contacts and crevices. In addition, the following is required:

- a. There shall be no evidence of case distortion, which could impair operation of the switch. Any damage or indentation of the weld rim or disc seating surfaces shall be a cause for rejection. There shall be no evidence of blistering, or flaking of the plating from either the base or terminal posts.
- b. Transfer pins (striker pins) or insulators that have sharp peaks, cracks, or loose flaking shall be rejected.
- c. There shall be adequate clearance around moving parts, and adequate spacing or proper insulation of isolated electrical parts.

4.1.6 <u>Micro-particle Cleaning and Inspection.</u> Switches, thermostatic, shall be subjected to micro-particle cleaning and inspection prior to insertion into their enclosures. Micro-particle cleaning and inspection shall be in accordance with the manufacturer's standard procedure. A copy of the manufacturer's documented micro-particle cleaning and inspection procedures shall be available for review by the procuring activity upon request.

4.1.7 <u>Run-in (pre-Acceptance conditioning.</u> Switches shall be operated for a minimum of 500 consecutive total cycles (one cycle constitutes one closure and one opening of the switch contacts). The switch shall be alternately heated and cooled to switch at the maximum actuating temperature and the minimum actuating temperature. The switch cycling rate shall not exceed three cycles per minute. The contacts shall switch a load of 6 ± 1 VDC @ 100 ± 25 mA. This test shall be monitored to verify the proper switch function and contact resistance. There shall be no evidence of intermittent contact operation. The monitored contact resistance during each cycle shall not exceed 100 milliohms.

| Frequency | Spectrum |
|--------------|------------------------|
| 20 Hz | 0.01 g2/Hz |
| 20 – 90 Hz | Increase, 9 dB/octave |
| 90 – 350Hz | 0.9 g2/Hz |
| 350 – 2000Hz | Decrease, -6 dB/octave |
| Overall Grms | 22.7 |

4.1.8 <u>Vibration (Random).</u> Testing shall be performed per Method 214, MIL-STD-202 with the following details and exceptions:

Switches are to be functioning during testing: contacts shall be connected to a power supply at the manufacturer's specified voltage and load current to monitor switching and contact chatter. There shall be no opening of closed contacts or closing of open contacts in excess of 10 microseconds. Afterwards, there shall be no evidence of mechanical damage.

Perform for 1 minute per axis per contact position in each of 3 mutually perpendicular axes, 6 minutes total per device.

4.1.9 <u>Particle Impact Noise Detection (PIND)</u> Switches, thermostatic shall be PIND tested in accordance with the manufacturer's standard PIND test procedure. A copy of the manufacturer's documented PIND test procedure shall be available for review by the procuring activity upon request. There shall be no evidence of particulate contamination. The following conditions apply:

a. The switch has to be in a thermal state that applies force to the loose member.

b. The switch's thermal rating can't exceed the ambient environmental rating of the PIND equipment. (If the switch's rating does exceed the thermal capability of the PIND equipment, it will have to rely on particle analysis of 4.1.6.)

4.1.10 <u>Calibration</u>. When switches are tested as specified in MIL-PRF-24236, quality conformance inspection calibration method for switches, the operating points for the opening and closing temperatures shall be within the tolerance specified.

4.1.11 <u>Creepage.</u> Switches shall be heated or cooled as specified with a temperature rate of change of less than 1° C per minute for three complete cycles. Voltage to be switched shall be 500 VDC minimum with sufficient load to limit the current to 1 milliampere maximum. The switch shall respond to specified temperature changes with immediate positive snap action. The arc duration shall not exceed 5 milliseconds.

4.1.12 Seal. The test method and requirements shall be in accordance with MIL-PRF-24236.

4.1.13 <u>Dielectric Withstanding Voltage (DWV).</u> The test method and requirements shall be in accordance with MIL-PRF-24236.

4.1.14 Insulation Resistance. The test methods and requirements shall be in accordance with MIL-PRF-24236.

4.1.15 <u>Contact Resistance.</u> The test methods and requirements shall be in accordance with MIL-PRF-24236. Unless otherwise specified in the detail specification, the contact resistance shall not exceed 25 milliohms.

4.1.16 <u>External Visual and Mechanical Examination</u>. The switches shall be examined to verify that the workmanship, configuration and dimensions are in accordance with paragraph 3.1.

4.2 <u>Lot Conformance Tests.</u> Lot conformance tests shall be in accordance with the Group B tests in MIL-PRF-24236 with the following exceptions:

Solderability per MIL-PRF-24236

MIL-PRF-24236, Group B tests not required on each lot are as follows:

| Subgroup 1 – | Moisture Resistance | |
|--|------------------------------------|--|
| | Flame Response | |
| | Short Circuit | |
| | Overload Cycling | |
| Subgroup 3 – | No tests of this subgroup required | |
| Subgroup 4 – | Sensitivity Response | |
| | Temperature Anticipation | |
| (All tests of Subgroup 2 shall be performed) | | |

Endurance test per MIL-PRF-24236 shall be performed at 28 VDC, 5 amperes for 100,000 cycles using a resistive load.

4.2.1 <u>Residual Gas Analysis (RGA)</u> RGA shall be performed on 2 pcs per sealing lot (i.e. material vacuum-baked and final-sealed as a batch) to verify moisture content of 5,000 ppm (maximum).

4.2.1.1 Residual Gas Analysis Methodology.

The thermal switches shall be submitted for residual gas analysis (RGA) to a laboratory approved by the qualifying activity of the detailed specification. Thermal switches shall be preheated for fifteen minutes (minimum) at 100 degrees C immediately prior to being punctured for RGA. The method of sampling the backfill gas from the thermal switch (i.e., puncturing the thermal switch can) shall not cause damage to the internal parts of the thermal switch nor shall it introduce contaminants into the thermal switch. Immediately after removal from the test chamber, the puncture hole shall be covered with a noncontaminating adhesive tape to prevent the introduction of foreign particles. The composition of gases found shall be in agreement with the supplier's baseline (approved) processes and gases for backfilling the thermal switches. The moisture (H₂O) content detected shall not exceed 1000 ppm.

4.3 <u>Qualification Tests.</u> Qualification testing shall be in accordance with the requirements of MIL-PRF-24236.

4.4 <u>Incoming Inspection DPA.</u> Incoming inspection DPA shall be in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

5. REGISTERED PMP

5.1 <u>Reliability Suspect Designs.</u> See Paragraph 5.1 of Section 1200.

6. PROHIBITED PARTS LIST. Switches using prohibited materials in their construction (see Section 4, Paragraph 4.3.3).

Section 1230 PRESSURE SWITCHES

SECTION 1230

PRESSURE SWITCHES

(MIL-DTL-9395)

1. SCOPE. This section sets forth detailed requirements for hermetically sealed pressure switches.

2. APPLICATION. See Section 1200.

3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements.</u> Design and construction shall be in accordance with the requirements of MIL-DTL-9395 and the requirements of this document. (See the requirements of Section 1200 and Section 300, as applicable.)

4. QUALITY ASSURANCE. Quality assurance provisions shall be in accordance with the general requirements of Section 4 and the following:

4.1 <u>In-process Controls.</u> In-process controls shall be in accordance with the requirements of MIL-DTL-9395 and Paragraph 4.1 in Section 1200.

4.2 <u>Screening (100 percent)</u>. Screening (100 percent) shall be in accordance with the requirements listed in Table 1230-1.

4.2.1 Lot Conformance Tests. Lot conformance tests shall be in accordance with the requirements in Table 1230-2.

4.2.2 <u>Qualification Tests.</u> Qualification testing shall be in accordance with the requirements of MIL-DTL-9395.

4.2.3 <u>Incoming Inspection DPA.</u> Incoming inspection DPA shall be in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

5. REGISTERED PMP

5.1 Reliability Suspect Parts

- a. Nonhermetic units
- b. Noncorrosion resistant materials or tin in units
- c. Slide devices

6. PROHIBITED PARTS LIST. Switches using prohibited materials in their construction (see Section 4, Paragraph 4.3.3).

Section 1230 PRESSURE SWITCHES

TABLE 1230-1. 100 PERCENT SCREENING REQUIREMENTS FOR PRESSURE SWITCHES

| MIL-DTL-9395 Screens | Additions and Exceptions to the Methods and Criteria of MIL-DTL-9395 |
|---------------------------------|---|
| Vibration (Random) | a. MIL-STD-202, Method 214, Test Condition II, K (switch in critical system position and test to the requirements of the application) |
| | b. 3 orthogonal planes, 1 minute each |
| | c. Mounting fixture shall not add or remove energy from switch under test |
| | d. Monitored for contact chatter, 10 microseconds maximum per MIL-STD-202, Method 310, Circuit B |
| | e. No contact transfer (monitor equipment shall be capable of detecting closures greater than 1 microsecond) |
| | f. If more than one critical system position exists, repeat steps a, b, c, d, and e, with the switch in each critical position. |
| Vibration (Sine) | MIL-STD-202, Method 204 |
| High Temperature | |
| Low Temperature | |
| Particle Impact Noise Detection | a. MIL-STD-202, Method 217 Detection |
| (PIND) | b. The lot may be tested a maximum of 5 times. If less than 1% of the lot fails during any of the 5 runs, the lot may be accepted. All defective devices shall be removed after each run. Lots which do not meet the 1% PDA on the fifth run, or exceed 25% defectives cumulative, shall be rejected. |
| Mechanical Run-in | a. 500 cycles at 10 cycles per minute at +25°C |
| | b. Monitor all make and break contacts at 6 VDC 100 mA max. |
| | c. Miss test monitoring equipment to measure contact resistance required. |
| Proof Pressure Calibration | |
| Coincidence of Operation | Multi-pole only |
| Contact Resistance | |
| Dielectric Withstanding-Voltage | |
| Seal | |
| Radiographic Inspection | Per MSFC-STD-355; 2 views 90 deg. apart by X-ray, or 360 deg. view using "real-time" X-ray (preferred). |
| Visual and Mechanical | a. Marking and identification |
| Examination (External) | b. Defects and damage; i.e., body finish, lead finish, misalignment, cracks |

Section 1230 PRESSURE SWITCHES

| MIL-DTL-9395 Screens | Additions and Exceptions to the Methods and Criteria of MIL-DTL-9395 |
|------------------------------------|--|
| Group I | 3 Samples. NOTE: Because this sampling plan is different than MIL-DTL-9395, the group samples must be unique and cannot be used in more than 1 group test. |
| Solderability | If applicable |
| Shock | |
| Moisture Resistance | |
| Overload Cycling | |
| Seal | |
| Group II | 3 Samples |
| Mechanical Endurance | |
| Electrical Endurance | |
| Contact Resistance | |
| Seal | |
| Dielectric Withstanding Voltage | |
| Group III | 2 Samples |
| Burst Pressure | |
| Explosion | If applicable |

TABLE 1230-2. LOT CONFORMANCE TESTS FOR PRESSURE SWITCHES

SECTION 1300

ACTIVE RF AND MICROWAVE DEVICES

1. SCOPE

This section sets forth detailed requirements for Active RF and Microwave Devices. The Device types covered in this section are:

- a. Microwave and RF Field Effect Transistors (FETs) manufactured in technologies including GaAs and related compound semiconductor materials InP, GaN, SiC, InGaP, AlGaAs, InGaAs, etc.
- b. Microwave and RF Bipolar and Heterojunction Bipolar Transistors manufactured in silicon, germanium and SiGe.
- c. Microwave and RF Heterojunction Bipolar Transistors (HBTs) manufactured in technologies including GaAs and related compound semiconductor materials InP, GaN, SiC, InGaP, AlGaAs, InGaAs, etc.
- d. Microwave and Millimeter-Wave Monolithic Integrated Circuits (MMICs) manufactured in technologies including GaAs and related compound semiconductor materials InP, GaN, SiC, InGaP, AlGaAs, InGaAs, etc.
- e. Microwave Diodes
 - (1) Impact Transit-Time (IMPATT) devices manufactured in silicon and gallium arsenide
 - (2) Gunn devices manufactured in gallium arsenide or indium phosphide.

NOTE: Many signal processing devices operate at RF and microwave frequencies within computers and digital and analog control systems. However, the devices considered in this section include those active devices that relate specifically to the use, processing, and control of RF and microwave energy intended for RF radiation.

- 2. APPLICATION
- 2.1 Derating. The derating factors shall be as follows:
 - a. For bipolar silicon transistors derate breakdown voltage to 0.75 of the rated value, see Table 1300-1 for other derating factors.
 - b. Bipolar transistor derating factors shall provide adequate current and voltage derating to preclude second breakdown.
 - c. Heterojunction Bipolar Transistors, HBTs, shall be derated as shown in Table 1300-1.
 - d. For field effect transistors, derate breakdown voltage to a percentage of the rated value. See Table 1300-1 for values and other derating factors.
 - e. For all transistors, the derating factors are, depending on the technology used, as shown in Table 1300-1.

| | | JUNCTION TEMPERAT (°C) 4/ | ŪRE, | POWER DISSIPATIC rated value) | | BREAKDOV VOLTAGE(\ | | HIGH POW OPERATIN (1/ (% of rat | G AREA |
|--|----------------------------------|------------------------------------|---------------|-------------------------------------|---------------|----------------------------|----------------------------|---------------------------------------|-----------------------|
| DEVICE | TECH- NOLOGY | NOMINAL | WORST CASE | NOMINAL | WORST CASE | NOMINAL | WORST CASE 5/ | NOMINAL | WORST CASE |
| Bipolar Transistor | Silicon | 105 | 125 | 60 | 70 | 75 low- power device | 75 low- power device | VCE 75 IC 75 | VCE 75 IC 75 |
| Hetero- junction Bipolar Transistor | Gallium Arsenide 3/ | 105 | 125 | N/A | N/A | 75 | 75 | N/A | N/A |
| Field Effect Transistor | Gallium Arsenide MESFET 2/ | 105 | 125 | 50 | 60 | 75 | 75 | N/A | N/A |
| Field Effect Transistor | Gallium Arsenide HEMT 2/ | 105 | 125 | 50 | 60 | 75 | 75 | N/A | N/A |
| Field Effect Transistor | Gallium Arsenide MHEMT 2/ | 105 | 125 | 50 | 60 | 75 | 75 | N/A | N/A |
| Field Effect Transistor | Gallium Arsenide PHEMT 2/ | 105 | 125 | 50 | 60 | 75 | 75 | N/A | N/A |
| Field Effect Transistor | Silicon Carbide 2/ | 150 | 200 | 60 | 75 | 75 | 80 | N/A | N/A |
| Field Effect Transistor | Gallium Nitride 2/ | 150 | 200 | 60 | 75 | 75 | 80 | N/A | N/A |
| Field Effect Transistor | Indium Phosphide HEMT 2/ | 105 | 125 | 50 | 60 | 75 | 75 | N/A | N/A |

TABLE 1300-1. DERATING FACTORS FOR TRANSISTORS

1/ The safe operating area is a curve below to the one specified in the JAN specification or vendor-prepared specification at the stated percent of rated value.

2/ To measure the breakdown voltage set Vgs at a voltage that will result in Ids approximately Imax/2. Increase Vds while monitoring Igs. The on-state breakdown is defined as the Vds that results in a gate current of 1mA per mm of gate periphery

3/ For HBTs, the current collapse contour (specific to device layout and ballasting) is important in determining the safe operating area.

4/ Thermal impedance shall be determined as described in JEDEC Publication 110, published July 1988. .Maximum channel or junction temperature shall be limited to 125°C or to 40°C below the manufacturer's maximum rating, whichever is lower.

5/ Voltage derating factor applies to worst-case combination of DC, AC and transient voltages.

a. Derating for MMICs shall be based on their active devices, thermally stressed passive components, capacitors and diodes

| | | TEMPERAT °C | TURE 1/, | POWER DISSIPATION, (% of worst case) | | of VOLTAGE, V | | MULTIPACTION | |
|------------------|------------------------|------------------------|------------------------|--|------------------------|------------------------|------------------------|------------------------|------------------------|
| COM- PONENT | TECH- NOLOGY | NOMINAL | WORST CASE | NOMINAL | WORST CASE | NOMINAL | WORST CASE | NOMINAL | WORST CASE |
| | | | | | | | | | |
| Active Device | See Table 1300-1 | See Table 1300-1 | See Table 1300-1 | See Table 1300-1 | See Table 1300-1 | See Table 1300-1 | See Table 1300-1 | | |
| Capacitor | See Section 200 | See Section 200 | See Section 200 | See Section 200 | See Section 200 | See Section 200 | See Section 200 | | |
| Resistor | See Section 1100 | See Section 1100 | See Section 1100 | See Section 1100 | See Section 1100 | See Section 1100 | See Section 1100 | | |
| Diode | See Section 500 | See Section 500 | See Section 500 | See Section 500 | See Section 500 | See Section 500 | See Section 500 | | |
| RF Component | See Section 1350 | See Section 1350 | See Section 1350 | See Section 1350 | See Section 1350 | See Section 1350 | See Section 1350 | See Section 1350 | See Section 1350 |

TABLE 1300-2. DERATING FACTORS FOR MMICS

1/ Junction temperature for active devices; hottest temperature for other devices.

a. Microwave Diodes

- (1) Derating for IMPATT diodes shall be as shown in Table 1300-3I
- (2) Derating for Gunn diodes shall be as shown in Table 1300-3G

| | | JUNCTION T | emperature, °C | OUTPUT POWER (% of rated value) | |
|--------|------------------|--------------------|----------------|------------------------------------|------------|
| DEVICE | TECHNOLOGY | NOMINAL WORST CASE | | NOMINAL | WORST CASE |
| IMPATT | Gallium Arsenide | 105 140 | | 30 | N/A |
| IMPATT | Silicon | 105 | 140 | 30 | N/A |

TABLE 1300-3I. DERATING FACTORS FOR IMPATTS

TABLE 1300-3G. DERATING FACTORS FOR GUNNS

Because space usage of these devices has declined and manufacturer interest in this technology is not great, the section on GUNN devices has been tabled. This action does not preclude their use in the future. It is intended to prevent the application of old Gunn technology rules to emergent technology. If new interest in the use of Gunn technology emerges in the future, this area can be revisited.

3. DESIGN AND CONSTRUCTION

3.1 <u>Requirements.</u> Design and construction shall be in accordance with the requirements of MIL-PRF-19500 for transistors and diodes, MIL-PRF-38535 for MMICs, and the requirements of this document. Plastic encapsulation shall not be used unless the manufacturer can demonstrate the program end-of-life goals, and the new technology insertion criteria are met with adequate assurance using their plastic packaging (See for example, NASA/TP—2003–212244, PEM-INST-001: Instructions for Plastic Encapsulated Microcircuit (PEM) Selection, Screening, and Qualification.. Monometallic bonding shall be used unless adequate reliability can be demonstrated for other configurations. Manufacturers using hermetically sealed packages containing gallium arsenide and related devices shall demonstrate that the effects of hydrogen poisoning are adequately controlled or non-existent for the duration of the mission (See JPL Publication 96-25 - GaAs MMIC Reliability Assurance Guideline for Space Applications - Chapter 9-VII for a discussion of the issues). Passivated semiconductors shall be used when available. If unpassivated semiconductors are used, the manufacturer must demonstrate that the end of life goals can be met with adequate assurance per the specific program.

4. QUALITY ASSURANCE Quality assurance provisions shall be in accordance with the general requirements of MIL-PRF-19500 for transistors and diodes, MIL-PRF-38535 for MMICs, Table 1300-4, and the following:

4.1 <u>In-process Controls</u>. In-process controls shall be in accordance with the requirements of MIL-PRF-19500, JAN S for transistors and diodes, see 4.7 for MIL-PRF-3853J and MMICs.

4.2 <u>Epoxy Materials.</u> Devices containing internal epoxy materials, or epoxy materials used for sealing shall have a residual gas analysis (RGA). A maximum of 5000 parts per million of water at +100°C shall be allowed. The use of epoxy materials for sealing is not allowed.

4.3 <u>Screening (100 percent).</u> Screening (100 percent) shall be in accordance with the JAN S Screening requirements of MIL-PRF- 19500 for transistors and diodes. MIL-PRF-38535 and paragraph 4.7 for MMICs. The electrical tests shall include the parameters listed in Table 1300-7 and all other Group A electrical parameters specified in the detail drawing. Unless otherwise specified the reject criteria shall be per the detail spec limit.

4.4 <u>Quality Conformance Inspection (OCI).</u> QCI shall be in accordance with the quality conformance tests of MIL-PRF-19500 JAN S for transistors and diodes, and MIL-PRF-38535 and paragraph 4.7 for MMICs. When radiation hardness is specified, wafer lot testing shall be accomplished in accordance with the Group D tests for JAN S per MIL-PRF-19500 and Group E tests of MIL-PRF-38535 for MMICs.

4.5 <u>Qualification Tests.</u> Qualification testing shall be in accordance with the requirements of MIL-PRF-19500 for transistors and diodes, and MIL-PRF-38535 for MMICs.

4.6 <u>Incoming Inspection DPA.</u> Incoming inspection DPA shall be in accordance with MIL-STD-1580. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

TABLE 1300-4 - QUALITY ASSURANCE

| Quality Assurance Consideration | Recommended Verifications and Validations |
|---|--|
| Wafer Fabrication | Table 1300-5 |
| In-Process Controls: Should be in accordance with Section 900 for monolithic and Section 1400 for diodes and transistors. | Lot Homogeneity Production Lot Formation Device Serialization Traceability Control Rework Provisions IAW approved procedures Process Controls and their verification and validation elements Screening Tests (100%) Lot conformance tests (Destructive and non-destructive tests) |
| Screening (100%): Refer to Section 900 for monolithic and | Qualification conformance tests (Destructive and non- destructive tests) Review screening data (Attributes and Variables). Verify test |
| Section 1400 for diodes and transistors. | equipment correlation, repeatability, test windows were met, test conditions, and PDA compliance. |
| Lot Conformance: Refer to Section 900 for monolithic and Section 1400 for diodes and transistors. However, FET life testing shall be in accordance with JEDEC JEP118, published January, 1993. | Review lot conformance data (Attributes and variables) |
| Supplier DPA: Should be in accordance with Section 900 for monolithic and Section 1400 for diodes and transistors. | Review supplier DPA and compare to incoming DPA. |
| Qualification Testing: Refer to Section 900 for monolithic and Section 1400 for diodes and transistors. However, FET life testing shall be in accordance with JEDEC JEP118, published January, 1993. | Review qualification data (Attributes and variables) |
| Incoming Inspection DPA: Should be in accordance with MIL-STD-1580, with sample size of one. | Review incoming DPA and compare to supplier DPA. |
| Sample and Data Retention: Data retention information is found in Section 4 of this handbook. | Maintain samples and data for future use. |

When sampling is conducted to verify lot conformance of a particular homogeneous production lot of Space Quality EEEE Parts*, the minimum sample size shall be 3 samples or 2 % of the lot size, whichever is larger. For DPA, EEEE Parts, which contain internal cavities, will require additional sample(s) to be provided and subjected to Residual Gas Analysis (RGA) testing. Additionally one correlation sample will be maintained for each DPA test lot.

Consideration should be made on a case by case basis of reducing the sample size on all extremely expensive, homogeneous lots where surveillance, close vendor history, and good engineering judgment is appropriate. Further consideration should be made of increasing the sample size to random representative sampling for non-homogeneous lots** or lower quality level parts.

* = QML Class V & JAN Class S Microcircuits, JANS Semiconductors, QML Class K Hybrids, Class S/T-level Passives, etc. with a single wafer lot diffusion, single die attach machine, single wire bonder, single package lot, single package sealing activity, etc.

** = QML Class Q & JAN Class B/883 Microcircuits, JANTXV/JANTX Semiconductors, QML Class H/G/E Hybrids, MIL ER/Non-ER Passives, etc. with unknown lot diffusion, uncontrolled assembly, uncontrolled number die attach machines, uncontrolled number wire bonding machines, uncontrolled number of package lots, uncontrolled number of package sealing activities, etc.

4.7 <u>Radiation Hardness:</u> Sensitivity to radiation is affected mainly by the course and altitude of the orbit, the technology used in semiconductor manufacturing, and the effective shielding influenced by packaging and location relative to the geometry and density of adjacent equipment. It is an important consideration for all semiconductor devices and even some film type passive devices. Manufacturer must demonstrate that, for the device proposed, the end of life goals can be met with adequate assurance per the specific program.

5. LESSONS LEARNED The contractor shall be responsible for ensuring that the problem areas and failure mechanisms described herein are sufficiently addressed in the design, construction, manufacturing and testing of all types of RF devices.

Design and Application: These areas can determine whether devices can provide reliable performance to end-of-life. Examples of lessons learned in these two areas are the following.

Hydrogen Poisoning: Hermetic packages containing materials which involve hydrogen in their manufacture or processing, such as Kovar and electrochemically plated layers, have been found to develop partial pressures of up to 4% hydrogen over time due to outgassing from package constituents. This can result in sudden and dramatic changes in the characteristics of GaAs and InP field effect transistors, including PHEMTs and HEMTs, which employ Ti, Pt or Pd in the gate electrode. Users of III-V device technologies are cautioned to require manufacturers to determine if devices are susceptible to hydrogen poisoning and to take appropriate remedial actions as discussed in references [1-3] below. The use of SiN passivation does not necessarily provide protection.

[1] Practical Approaches to Remediation of Hydrogen Poisoning in GaAs Devices, Anthony A. Immorlica Jr., Stephen B. Adams, and Axel R. Reisinger, 1999 GaAs ManTech Conference, Digest of Papers, pp223-226, 1999.

2) <u>http://nppp.jpl.nasa.gov/Mmic/9-VII.pdf</u> A. Immorlica et. al., "Hydrogen Poisoning of GaAs MMICs in Hermetic Packages" a JPL publication

3) <u>http://www.cooksonsemi.com/tech_art/pdfs/Article_Final%20Report.pdf</u> "Sections I - III Hydrogen Effects on GaAs Microwave Semiconductors", Report sponsored by JEDEC Committee on GaAs, Oct 1997, 41 pages.

IMPATT Circuits: IMPATTs depend on tuned circuits for their attractive qualities for amplifiers and oscillators. However, though their properties are attractive in the appropriate circuit, they can be exposed to electrical overstress if used in an inappropriately tuned circuit. In those circumstances, their reliability is degraded. These devices also present a negative resistance to their power supplies, which can result in bias circuit oscillations if the supply is not properly designed. Such oscillations can affect device operation and life. Parametric oscillations are often present when unwanted device operation occurs. Consequently, the use of appropriate equipment, such as a spectrum analyzer, is recommended to confirm the absence of such oscillations.

Wafer Fabrication: This is probably the most critical area that determines the device reliability and performance. Traditionally this area has been downplayed in its importance to the reliability of the end product and consequently controlled by OEMs through a flow chart at best. With the change from "screening of devices to meet quality requirements" to "building of quality into devices" this area becomes the only area that builds quality into the die. Table 1300-5 outlines some of the areas that need specific attention.

NOTE: For most of the older semiconductor device technologies the wafer fabrication process is designed to a nominal level that would produce a range of device types and device families on the same line. It may not be cost effective to target qualification of these processes for only one device type.

Assembly: This is an area where the die or chips, processed through wafer fabrication, are put in packages or assembled so that they can be used in systems. These packages and assembly materials used determine in most cases, where the die ratings outperform the package ratings, the final device ratings such as Power Dissipation, Operating and Storage Temperature Ranges, Output Steady State Current, and Thermal Resistance. It is very important that the assembly processes are closely monitored and controlled so that defects are not introduced. MIL-PRF-19500 Appendix D has traditionally provided the guidelines for process controls for semiconductor devices. Table 1300-6 outlines some of the areas that need specific attention.

TABLE 1300-5. WAFER FABRICATION

| Area of Concern | Effect on Performance | Potential Remedy |
|--|---|--|
| Wafer Lot formation | Determines die lot performance homogeneity | Use wafers from single batches/ manufacturers. |
| Wide resistivity and thickness, epi and epi thickness specifications | Allows wide range of electrical characteristics which lead to new device types and or product downgrading. | Use only the devices for which the target specifications of the raw wafers were designed and not the downgraded by products. |
| High defect count per cm ² . | Increase of device to device variation, risk of premature device failure, lower yields. | Lower the acceptable number of defects per cm on the incoming wafers. |
| High Substrate resistivity | Increased Ohmic contact resistance, resulting in contact failures | Lower the resistivity of starting substrate material |
| Wafer Fab. Processing | Determines the device performance | |
| Particle sizes and counts allowable in the clean room. | Depending on the device type, geometry, and technology may impact device reliability and electrical performance. lonic contamination. | Use positive airflow interlocks and entries, air filters, process only devices for which clean room characteristics were proven to be acceptable. |
| Water purity and Diffusion cleanness | Potential for ionic contamination. Increases defects in junction formation | Use water filters; test for bacteria, C-V plots. |
| Rework | Increase of device to device variation, risk of premature device failure, lower yields. | If allowed, verify that the rework did not have adverse effects on device performance in the intended application. |
| Wafer Fab Location | Use of foundries and other manufacturer's die leads to loss of visibility into wafer fab processing and controls may impact device performance. | Verify the supplier of devices has visibility and control over the wafer fabrication processes, changes, and implementation. |
| Metallization | Pinholes in top contact metallization and lack of appropriate barrier metal and thickness result in premature device failures | SEM inspection of finished die |
| Wafer Lot Acceptance | Data provided does not correlate or tie into the wafer fab process controls for dielectric, die, metallization, and passivation layer thickness. Sampling may not be valid. | Ensure wafer lot acceptance provides meaningful data to ascertain the wafer fabrication process and controls. |
| Radiation Tolerance | Process, design & layout can impact radiation performance. | Use design techniques & process methods that are minimally impacted (affected) by radiation influences. |

TABLE 1300-6. ASSEMBLY

| Area of Concern | Effect on Performance | Potential Remedy |
|--|---|--|
| Die attach is not consistent | Devices fail prematurely due to voids which cause over heating/ or current crowding effects | Implement die-attach monitors such as Transient Thermal Response, DVBE, SOA, and die shear. |
| Attach materials are not optimized for the package and design application. | Devices fail prematurely due to die-attach degradation when operated under simulated and accelerated application conditions. | Qualify and validate the die-attach process and materials for the intended design application. |
| Use of Organic material coatings and desiccants. | Devices may intermittently open during temperature transitions while under operation. | Validate and monitor the process through Monitored Temp Cycle and extended life tests. |
| Multiple Lots formation and loss of Lot Traceability | Increase potential for lot failure due to loss of traceability to individual lots. | Maintain traceability to individual lots. |
| Rework Provisions | Allowing rework on the production line may not enforce corrective action implementation and promote loose process controls. | If rework was allowed maintain traceability to the reworked portion of the lot for future valuation of adverse rework effects. |
| Purple Plague (Au wire on Al metallization) | Open circuit. | Validate process through extensive High temperature storage; subject lot to 300°C. |
| Purple Plague (Al wire on Au metallization | No impact if Gold is thin and the bonding is to the Ni under plate. Otherwise will lead to open circuit. | Validate process through Temperature and Operating Cycles; peel wire to verify bond. |
| Al wire bonds on Ag metallization. | Open circuit due to operating/ Thermal cycles. | Validate process through Temperature and Operating Cycles; |
| Improper metallization design | Conductive channels leading to failure by shorts have been observed in IMPATTs | Validate metallization design through adequate time and temperature testing |
| Particles inside cavity | Potential short due to conductive particles such as die-attach slag, weld splash, etc. | Validate the processes to ensure loose particles are not introduced. Institute PIND. If package too small for PIND to be effective, X-ray the package |
| Device Irradiation | Targets hFE and V(sat) selection; Devices may return to original values if not annealed properly. | Validate the annealing process and monitor the hFE and V(sat) drift over HTRB, Power Burn-In, and Life tests. For IMPATTs, monitor the reverse breakdown voltage and leakage current. |
| Gold or gold plated termination embrittlement | Package failures and loss of hermeticity | Have terminations solder dipped before assembly |

TABLE 1300-7. SCREENING

| Screening Test (MIL- PRF-19500 Table IV) | Effect on Performance | Rationale for Test Conditions |
|---|---|--|
| Pre-Cap Visual Inspection | Ensures the devices are free of defects prior to encapsulation | Depending on the manufacturer's process controls this may be done on a sample basis. |
| High Temperature Storage | Some device technologies require this to stabilize the junction characteristics without degradation in reliability | Select the max. device rated temperature storage. |
| Temperature Cycling | Intended to screen out infant mortality defects due to die attach and other package mismatch defects. | 20 cycles were initially established as sufficient to pass the infant mortality stage. Tests should represent application's operating conditions. Devices should reach temperature extremes. |
| Constant Acceleration | Test designed to stress the wire bonds and die-attach areas. | The G-force level is determined by the package capability and should be above the application requirements. |
| Transient Thermal Response | Non-destructive die-attach screen for voids outside the process capabilities. | Applicable only to devices with negative voltage temperature coefficient. Limits should track back to maximum RqJC, PD, and or Surge characteristics. |
| SOA1 (Low Voltage High Current) | Developed to screen out devices with die attach, junction, and or bulk silicon defects. | SOA should not exceed the max. design capability of the die under DC conditions. |
| SOA2 (High Voltage - Low current) | Developed to screen out devices with junction, and or bulk silicon defects | SOA should not exceed the max. designed capability of the die under DC conditions. |
| Forward Bias Resistance | Developed to screen out devices with die attach, junction, and or bulk silicon defects. | Forward bias current should not exceed the max. designed capability of the die under DC conditions. |
| PIND | Developed to screen out devices with loose particles inside the cavity. | Set-up sensitivity, location and tester mounting, shock/ co-shock and vibration levels, and transducer couple medium are important to effective PIND screening. |
| Pre- electrical tests | Electrical parameters (at TA=25°C) established for each technology and device type to be indicative of a good device. | Parameters important to device application operating conditions are tested to validate device reliability over mission duration. These include RF/microwave characteristics as well as DC. |
| HTRB | Stress test designed to screen out ionic contaminated devices using DC Bias Voltage and Temperature to accelerate the effects. Ions are made mobile through Temperature exposure while the DC Bias Voltage acts as dipole magnet attracting the ions on each positive and negative side of the power supply. | The applied Temperature should be that of the Max. Operating Ambient without heat sink, and the applied voltage should be 80% of the rated breakdown voltage of the stressed junction. The magnitude of the exposing temperature and applied bias directly affect the result. Applying AC Voltage or removal of the bias before devices reached approx. 35°C will negate the test. |

TABLE 1300-7 (Continued)

| HTRB IMPATT | Stress test designed to screen out ionic contaminated devices using DC Bias Voltage and Temperature to accelerate the effects. Ions are made mobile through Temperature exposure while the DC Bias Voltage acts as dipole magnet attracting the ions on each positive and negative side of the power supply. | The applied Temperature should be that of the Max. Operating Ambient without heat sink, and the applied reverse voltage should correspond to a low level of current, typically 1 mA. The magnitude of the exposing temperature and applied bias directly affect the result. |
|--------------------------------------|---|---|
| Post-HTRB electrical tests | Repeat of Pre-HTRB electrical tests to validate that devices did not drift outside the established limits. Test should be performed within 16 hrs of bias removal. | Ionic contamination, if free to move around, will cause a change in the device electrical characteristic. Depending on the contaminant type and level the ions will eventually return to original state. |
| Percent Defective Allowable (PDA) | Establishes the random failure rate expected during the useful life of the devices. | Typical PDA is 5% max. with a one time resubmission if Percent Defective (PD) < 20%. Lots failing these criteria should be considered reliability suspect. |
| Power Burn-In | Test designed to screen out assembly defects. | Test conditions should be established such that device junction temperature is that of the maximum Operating Junction Temperature Ratings. The goal is for the temperature to be high enough to eliminate as many infantile failures as possible without substantially lowering the useful life of the device. |
| Post Power Burn-In electrical tests | Verify that devices still meet the established electrical characteristics, both DC and RF | Repeat the Post HTRB (Pre Burn-In) electrical tests plus the rest of the DC/RF characteristics including those at high and low temperatures. |
| Percent Defective Allowable (PDA) | Establishes the random failure rate expected during the useful life of the devices. | Typical PDA is 5% max. with a one time resubmission if Percent Defective (PD) < 20%. Lots failing these criteria should be considered reliability suspect. |
| X-Ray | Test was developed for workmanship verification (it does not replace Pre-Cap Visual Inspection). Can identify poor die attach | Criteria and level of inspection is based on the package and defect type. Reduces the occurrence of over- temperature failure mechanisms |




FIGURE 1300-1 LIFTIME (BATHTUB) CURVE

TABLE 1300-8. QUALITY CONFORMANCE INSPECTION

| Test Name | Effect on Performance | Test Rationale |
|------------------------|--|--|
| Group A | Verifies device electrical performance under DC, AC/RF or transient conditions, and over the Rated temperature range. | Validates device capability to meet its electrical characteristics. Usually performed on each lot on a sample basis after 100% screening was completed. |
| Group B See Note1/ | Verifies device operational performance within the useful life portion of the bathtub curve. This includes package design integrity verification (Temperature Cycling, Intermittent Operating Life, and Thermal Resistance Subgroups), device operational performance (Accelerated Life Test). | Validates lot homogeneity and process/design operational performance capability on a lot by lot basis. Validates screening was performed correctly and no defects were introduced. |
| Group C See Note 1/ | Verifies device mechanical performance and operational performance up to 1000 hrs. Operational Life or 6000 Intermittent Operation Cycles. | Validates the processing and device design provide up to 1000 hrs. and or 6000 cycles of useful life under accelerated conditions. Most military and space design applications' reliability predictions use this as basis for predictions. |
| Group D | Verifies the device design capability to withstand the radiation effects that some applications may require to operate under. | Validates wafer fabrication, device design, and processing are capable of meeting the total radiation exposure over the system operating life without degradation. |
| Group E | Verifies end of life device design capability | Validates that the device processing and design end-of-life are outside the Thermo-Mechanical and Operational boundaries established for useful life. |

1/ Quality Conformance for SiC MESFETs is challenging due to the high thermal conductivity of the Sic die and the moderate activation energy of the primary failure mode. Since the thermal conductivity of SiC is about the same as copper, the difference between junction and case temperature is much smaller than in Si or GaAs technologies. This impacts life testing because the life test equipment must be able to raise the case temperature much higher than in the other technologies. Further, packaging technologies for the SiC chip may limit the test temperatures, resulting in long test times (a junction temperature of around 400°C is required for degradation to be observed in hundreds of hours).

Screening SiC MESFETs with Early Life Failure Rate, ELFR, testing is not practical since, even at the maximum allowed temperature and field only a few years of use life can be simulated over the course of 1000 hours (due to the relatively low activation energy of the primary failure mode).

Screening SiC MESFETs for infant mortality defects should cause device failure in the same manner and same temperature regime as other technologies, so in this sense, traditional screens should be just as effective as in other technologies.

Failure Mechanisms: Table 1300-9 lists failure mechanisms pertinent to solid-state active RF devices. These are mechanisms that have been life limiting in space, as well as other, applications.

| Failure Mode/ Mechanism | Technology | E _a (eV) | Primary Acceleration factor | Secondary Acceleration Factor | Effect | Acceleration model |
|---|------------|---------------------|---|-------------------------------------|--|---|
| Gate sinking | FET | ≅1.6 | Temperature | | Positive shift in V _P , reduction in drain current | Arrhenius; Ea~1.6Ev |
| Ohmic contact degradation. | FET | ≅1.4 to 1.8 | Temperature | Current Density | Increased on-resistance, decreased drain current | Arrhenius; Ea~1.4-1.8 |
| Ohmic contact degradation | IMPATT | ≅1.2 to 1.8 | Temperature | Current Density | Increased forward voltage; Increased thermal resistance | Arrhenius; Ea~1.2-1.8 |
| Hot carrier degradation (Power slump) | FET | Negative | Peak channel field (voltage, RF drive) | | Reduction in saturated output power | |
| Hydrogen poisoning | FET | | Hydrogen Concentration | Temperature | Reduction in drain current, gain | Inversely proportional to H2 partial pressure; temperature dependence follows Arrhenius model with Ea~0.4 eV |
| Hydrogen poisoning | IMPATT | ~0.4 | Hydrogen Concentration | Temperature | Increased reversed leakage | Inversely proportional to H2 partial pressure; temperature dependence follows Arrhenius model with Ea~0.4 eV |
| Passivation degradation (surface) | FET | | Temperature | | Increased gate leakage current | |
| Passivation degradation (surface) | IMPATT | | Temperature | | Increased reverse leakage current | |
| Humidity degradation (corrosion) | FET, HBT | | High Relative humidity | Temperature, field | Electrical shorts | Peck |
| Humidity degradation (corrosion) | IMPATT | | High Relative humidity | Temperature, field | Reverse leakage current, possibly electrical shorts | |
| Vbe Shift | НВТ | | Current density | Temperature | | Eyring |

TABLE 1300-9. FAILURE MECHANISMS FOR ACTIVE RF DEVICES

| Gradual beta degradation | НВТ | | Current density | Temperature | Gradual, moderate loss of current gain | Eyring |
|---|----------------------|------|--------------------|--------------|---|--|
| Sudden beta degradation (REDR) | HBT | | Current density | Temperature | Rapid, significant loss of current gain | Eyring |
| Time dependent dielectric breakdown | MIM cap. | | Field | Temperature | Capacitor shorts | |
| Electrostatic Discharge | FET, HBT, MIM cap | | Field | Low humidity | Can cause catastrophic failure or latent damage with subsequent failure | Highly dependent on critical dimensions [e.g. gate length in FETs] |
| Electromigration | FET, HBT, IMPATT | ≅0.5 | Current density | Temperature | Opens and/or shorts | Proportional to square of current density; Ea ~.5 eV |
| Conductive Channel | IMPATT | | | Temperature | Shorts | |

TABLE 1300-9 (Continued)

Arrhenius

A*exp[Ea/kT]

References

Failure Mechanisms on GaAs Integrated Circuits: Electromigration on GaAs, RADC-TR, Contract No. F30602-88-C-0052, July 1990

GaAs MMIC Reliability Assurance Guideline for Space Applications, Kayali et al, editors, JPL Publication 96-25, December 1996

D. S. Peck, comprehensive Model for Humidity Testing Correlation International Reliability Physics Symposium, 1986, pp. 44 ñ 50

O. Hallberg and D. S. Peck, Recent Humidity Accelerations, a Base for Testing Standards Quality and Reliability Engineering International, Vol. 7, pp. 169 ñ 180 (1991)

Parameters: Some of the parameters that should be measured include those in Table 1300-10.

TABLE 1300-10. RECOMMENDED ELECTRICAL PARAMETERS

| Device Type | Parameter | Measurement Point | Measurement Temperature (1) |
|--|---|--|-----------------------------|
| Small Signal, Switching and General Purpose Transistors, Power | ICBO | At 80% of rated BVCBO | At room, hot, and cold. |
| Transistors | hFE | At specified DC conditions | At room, hot, and cold. |
| | VBE(sat) | At specified DC conditions | At room, hot, and cold. |
| | VCE(sat) | At specified DC conditions | At room, hot, and cold. |
| | IEBO | At 80% of rated BVCBO | At room, hot, and cold. |
| | ICES | At 80% of rated BVCEO | At room, hot, and cold. |
| | BVCBO | At 10x ICBO | At room and cold |
| | BVCEO | At 10x ICEO | At room and cold |
| | BVEBO | At 10x IEBO | At room and cold |
| | ΔICBO, ΔICES, ΔhFE, ΔVBE(sat), ΔVCE(sat) | Post HTRB, Burn-In, Life Tests, Temperature Cycling, Operating Cycling. | Room Temperature |
| | SOA1 and SOA2 | Peak Rated Current At rated DC SOA curve points | Room Temperature |
| | Junction Capacitance CJ | At specified Voltage and frequency | Room Temperature |
| | Switching Times | At specified VCB, IB, IC, load resistance, and load capacitance | Room Temperature |

| Device Type | Parameter | Measurement Point | Measurement Temperature (1) |
|-------------|---------------------|--|-----------------------------|
| FETS | IGSS | At ±80% of rated BVGSS | At room, hot, and cold. |
| | YFS | At specified DC conditions | At room, hot, and cold. |
| | IDSS | At 80% of rated BVCBO | At room, hot, and cold. |
| | VGS(off) | At specified current | At room, hot, and cold |
| | BVDSS | At 10x ICBO | At room and cold |
| | BVGSS | At 10x IGSS | At room and cold |
| | ΔIGSS, ΔIDSS, ΔYFS, | Post HTRB, Burn-In, Life Tests, Temperature Cycling, Operating Cycling. | Room Temperature |
| | SOA1 and SOA2 | At rated DC SOA curve points | Room Temperature |
| | CISS, and COSS, | At specified Voltage and frequency | Room Temperature |
| | Switching Times | At specified VGS, ID, load resistance, and load capacitance. | Room Temperature |

TABLE 1300-10 (Continued)

| Device Type | Parameter | Measurement Point | Measurement Temperature (1) |
|-------------------|--|---|-----------------------------|
| MOSFETS and IGBTS | IGSS | At ±80% of rated BVGSS | At room, hot, and cold. |
| | gFS | At specified DC conditions | At room, hot, and cold. |
| | VSD | At specified DC conditions | At room, hot, and cold. |
| | rDS(on) | At specified DC conditions | At room, hot, and cold. |
| | IDSS | At 80% of rated BVCBO | At room, hot, and cold. |
| | BVDSS | At 10x ICBO | At room and cold |
| | BVGSS | At 10x IGSS | At room and cold |
| | ΔIGSS, ΔIDSS, ΔgFS, ΔVSD, ΔrDS(on) | Post HTGB, HTRB, Burn- In, Life Tests, Temperature Cycling, Operating Cycling. | Room Temperature |
| | SOA1 and SOA2 | At rated DC SOA curve points | Room Temperature |
| | CISS, COSS, CRSS and or | At specified Voltage and frequency | Room Temperature |
| | Gate Charges and Switching Times | At specified VGS, ID, VDS, load resistance, and load. | Room Temperature |

TABLE 1300-10 (Continued)

| ard Voltage (Vf) ge Current (IR) r Output (PO) ΔIR , and ΔPO, D, ΔICES, ΔhFE, (sat), ΔVCE(sat | At rated IF At 80% of rated BVR At specified DC conditions Post HTRB, Burn-In, Life Tests, Temperature and Operating Cycling At 80% of rated BVCBO At specified DC conditions At specified DC conditions At specified DC conditions At specified DC conditions At specified DC conditions | At room, hot, and cold. At room and hot temp. Room Temperature Room Temperature At room, hot, and cold. At room, hot, and cold. At room, hot, and cold. At room, hot, and cold. |
|---|--|--|
| r Output (PO) Δ IR , and Δ PO, D, Δ ICES, Δ hFE, (sat), Δ VCE(sat | At specified DC conditions Post HTRB, Burn-In, Life Tests, Temperature and Operating Cycling At 80% of rated BVCBO At specified DC conditions At specified DC conditions At specified DC conditions | Room Temperature Room Temperature At room, hot, and cold. At room, hot, and cold. At room, hot, and cold. At room, hot, and cold. At room, hot, and cold. |
| ΔIR , and ΔΡΟ, D, ΔICES, ΔhFE, (sat), ΔVCE(sat | Post HTRB, Burn-In, Life Tests, Temperature and Operating Cycling At 80% of rated BVCBO At specified DC conditions At specified DC conditions At specified DC conditions | Room Temperature At room, hot, and cold. At room, hot, and cold. At room, hot, and cold. At room, hot, and cold. |
| D, ΔICES, ΔhFE, (sat), ΔVCE(sat | Tests, Temperature and Operating Cycling At 80% of rated BVCBO At specified DC conditions At specified DC conditions At specified DC conditions | At room, hot, and cold. At room, hot, and cold. At room, hot, and cold. At room, hot, and cold. |
| , | At specified DC conditions At specified DC conditions At specified DC conditions | At room, hot, and cold. At room, hot, and cold. At room, hot, and cold. |
| , | At specified DC conditions At specified DC conditions | At room, hot, and cold. At room, hot, and cold. |
| , | At specified DC conditions | At room, hot, and cold. |
| sat) | | |
| | At 80% of rated BVCBO | |
| | | At room, hot, and cold. |
| | At 80% of rated BVCEO | At room, hot, and cold. |
| 0 | At 10x ICBO | At room and cold |
| 0 | At 10x ICEO | At room and cold |
| 0 | At 10x IEBO | At room and cold |
| on Capacitance | At specified Voltage and frequency | Room Temperature |
| ning Times | At specified VCB, Vf, If, IB, IC, load resistance, and load | Room Temperature |
| all parameters for polar or FET as able and the | Same as for Bipolar and FET as applicable. Post HTRB, Burn-In, Life Tests, Temperature and Operating Cycling | Same as for Bipolar and FET as applicable Room temperature. |
| | all parameters for | IC, load resistance, and load all parameters for polar or FET as able and the IC, load resistance, and load Same as for Bipolar and FET as applicable. Post HTRB, Burn-In, Life Tests, Temperature and |

TABLE 1300-10 (Continued)

5.1 <u>Reliability Suspect Parts</u>: Experience has shown the parts or designs listed in Table 1300-11 to have problems meeting mission goals.

TABLE 1300-11. RELIABILITY SUSPECT PARTS

| Part Type | Potential Problem | Remedy |
|---|---|--|
| Hot welded cans | Short due to conductive particles | 100% PIND and Weld monitors |
| Non-glassivated Die | Short due to particles, moisture and contamination | Extended vacuum bake prior to seal, 100% PIND, RGA < 5000ppm moisture, 1000 hrs. Life test. |
| Bimetallic bonds at die | Open due to bond lift. | 300C bake, bond pull post IOL and Life Test on samples. |
| Internal Organic materials | Open due to lifted bonds; Short due to moisture and contamination. | Extended vacuum bake prior to seal, monitored Temp. Cycling, 1000 hrs. Life test with wire pull. |
| Silver glass/ epoxy die-attach. | Open and or short due to lack of die attach | Mechanical shock, transient thermal response post extended Temperature cycles, IOL, 1000 hrs. Life test. |
| Mesa Design | Old technology | Use in non-critical applications only. |
| Alloy junction | Old technology | Use in non-critical applications only. |
| Plastic encapsulated | Not proven reliable for applications outside commercial and industrial environments. | Conduct extensive qualification for the application prior to use. |
| Flip chips | Not recommended for high vibration/shock and power management applications. | Provide system level design solutions. |
| Beam leaded | Not recommended for high vibration/shock applications | Provide system level design solutions. |
| Third party assembled | Lower reliability | Qualify and validate all processing as necessary to ensure device reliability for the applications. |
| Chip on board | Not proven reliable for applications outside commercial and industrial environments. | Provide system level design solutions |
| GaAs MESFETs, HEMTs and PHEMTs in hermetic packages | Parts can be subject to "hydrogen poisoning" causing loss of gain, especially with Platinum or Palladium in the gate electrodes. | Non-hermetic packages or hydrogen getters |
| GaAs FETs (MESFETs, HEMTs, and PHEMTs) | Parts can be subject to subsurface burnout due to singe event radiation. | Proper shielding |
| Power GaAs FETs, etc. | Electromigration in gate metal of power FETs is a wearout mechanism. | Proper design |

| TABLE | 1300-11 | (Continued) |
|-------|---------|-------------|
| | | |

| Part Type | Potential Problem | Remedy |
|--|---|---|
| Ceramic substrates used for impedance matching | Can crack and lift due to thermal cycling and mechanical fatigue, especially in multi-watt power devices. | Proper design of ceramics and packaging materials |
| Nichrome resistors used in MMICs | Can become oxidized and increase in resistance causing circuit failure. | Proper package environmental control or surface stabilization techniques |
| GaAs transistors | Surface gold metal migration on GaAs can lead to increased leakage currents in GaAs transistors for both FETs and bipolars. This phenomenon is very sensitive to surface cleaning methods and is lot related. | Proper cleaning and passivation |
| Multiple finger GaAs HBTs | Second breakdown resulting from negative current gain Vs temperature characteristic when used with a high impedance collector supply. | A low impedance (voltage source rather than current source) should be used to avoid this problem. |
| Metal insulator metal (MIM) capacitors | Susceptible to destructive breakdown, very sensitive to voltage but relatively insensitive to temperature. | Applications must be properly voltage derated. |
| GaAs/AlGaAs heterojunction bipolar transistors (HBTs) | Current gain degradation and 1/f noise increase that is strongly accelerated by emitter current density (life ~ J-n, with n=1.5 to 2), but weakly affected by temperature (EA =0.15 to 0.5 eV). Degradation rate is greatly affected by processing | Accelerated life test results at high current from specific wafer lots, including multiple wafer locations, is recommended. InP-based or GaInP/GaAs or SiGe/Si HBT technologies may provide lower risk if they meet performance requirements and are qualified. |
| MESFET and HEMTs | Susceptible to electrostatic discharge, which has on occasion damaged but not completely destroyed the gate metallization, resulting in a latent failure that is a reliability concern. | ESD precautions must be followed in handling microwave transistors, especially GaAs parts. |
| Alloyed Ohmic contacts in GaAs and other III-V devices (MESFETs, HEMTs, HBTs) | Can degrade with a resulting increase in resistance as a result of aging at high temperature. Non- alloyed contacts (refractory metal on heavily doped narrow bandgap material) are less sensitive to this aging phenomenon. | Proper accelerated life testing and screening is needed to avoid this problem. |

| Part Type | Potential Problem | Remedy |
|----------------------------|---|---|
| Power MESFETs and HEMTs | Subject to power slump and "gate lag," a phenomenon that is strongly affected by the surface passivation of the FET. | Proper design of transistor and passivation |
| GaAs Bipolar Devices | See Note 1/ | See Note 1/ |

TABLE 1300-11 (Continued)

1/ AlGaAs/GaAs HBTs are subject to degradation in current gain (Beta) and sometimes increases in turn-on voltage VBE operated in forward active bias. There are several mechanisms that cause degradation, and a number of material growth and wafer processing methods that have been used to control it. An important class of failure mechanisms is enhanced by electron hole recombination that increases the defect density in the base and emitter transition region, especially at the surface of the GaAs (GaAs has a relatively high surface recombination velocity). Defects cause excessive base current which in turn leads to an increase in the defect density causing more base current and increasing degradation of current gain. Since the energy for defect formation comes from electron-hole recombination, this class of failure mechanisms is strongly accelerated by emitter current density (degradation rate is reportedly proportional to J^{α} with α from 1.4 to 2) but may not be greatly accelerated by temperature (Arrhenius activation energy E_A reported from 0.15 eV to 0.45 eV). If the temperature of an accelerated life test is too high and the emitter current density is too low, a temperature-accelerated failure mechanism with a high activation energy is likely to be observed instead of the actual life limiting failure mechanism, and an inaccurate overly optimistic prediction of median time to fail will result.

Other GaAs bipolar devices (tunnel diodes, laser diodes, light emitting diodes, etc.) are also susceptible to degradation (increase in non-ideal forward current) that is accelerated to current density but has a low activation energy.

Operation of an HBT in saturated bias (base-collector junction forward biased) can result in more recombination current than operation with forward active bias.

Qualification of an HBT MMIC should follow Jedec JEP118 concerning accelerated life test conditions, and MIL-PRF-38535 concerning technology characterization vehicle (TCV) and standard evaluation circuit (SEC) design. Emitter current density as well as temperature shall be used to accelerate life in accelerated life tests of the TCV, and the relationship between current density and lifetime limited by Beta degradation or VBE shift shall be determined. The SEC design should include HBTs that operate at the highest emitter current density permitted by the design rules and he SEC should be sensitive to Beta degradation in these high-current HBTs. Since collector current is approximately equal to emitter current in forward active operation, collector current density can be substituted for emitter current density if collector current density is the specified design parameter. As described in JEP118, at least one life test in any three temperature life test used to determine temperature acceleration shall be at an ambient temperature at 200°C or at 50°C above the operating ambient temperature, which ever is lower, and such life test should continue for a minimum of 2000 hours. If a history of reliable operation has not been established through field usage, then a life test duration of greater than 5,000 hours is recommended.

Specifically, programs that identify usage of GaAs HBT devices should review life test data at the piece part level as well as higher levels of assembly for any indications of degradation in current gain. Further, the programs should ensure that the device will meet the operating performance specification in the various circuit applications where HBTs of this type are used. Specifically, it is necessary to ensure that the allowable gain degradation over the design life has adequate end of life margin. For additional information, refer to references (1-5) below.

- a. T. Henderson, D. Hill, W. Liu, D. Costa, H.-F Chau, T. S. Kim, A. Kharibzadeh, Characterization of Bias-Stressed Carbon-Doped GaAs/AlGaAs Power Heterojunction Bipolar Transistors, Digest IEEE IEDM (1994).
- b. J. J. Liou, Long-Term Base Current Instability: A Major Concer for AlGaAs/GaAs HBT Reliability, Semiconductor Conference, 1998 CAS '98 Proceedings International, Volume: 1 (1998).

T

- c. P. Ma, J. Chen, M. F. Chang, InGaP/GaAs HBT Failure Mechanism Investigation and Reliability Enhancement, Second Report for 19999-2000 for MICRO Project 99-015 (2000).
- d. M. Wetzel, M. C. Ho, P. Asbeck, P. Zampardi, C. Chang, C. Farley, M. F. Chang, Modeling Emitter Ledge Behavior in AlGaAs/GaAs HBTs, 1997 GaAs Manufacturing Technology Conference (1997).
- e. N. Pan, R. E. Welser, C. R. Lutz, J. Elliot, J. P. Rodrigues, Reliability of AlGaAs and InGaP Heterojunction Bipolar Transistors, IEICE Trans. Electron., Vol. E82-C, No. 11, November 1999.
- 5.2 <u>Relevant Tests:</u> The following tests have proven to be relevant to RF/Microwave devices.

TABLE 1300-12. ELECTRICAL TEST CRITERIA FOR RADIO FREQUENCY AND MICROWAVE TRANSISTORS

| Bipolar | FET | Tests and Criteria |
|---------|-----|---|
| | | [NOTE: Unless otherwise specified, reject criteria shall be per detail spec limit.] |
| | x | $I_{\rm GSS},$ Delta $I_{\rm GSS}$ greater than \pm 100% of initial value or greater than \pm 10% of specification limit, whichever is greater |
| | х | $V_{GS(th)},V_{DS(on)},DeltaV_{GS(th)},orDeltaV_{DS(on)}$ greater than ± 15% of initial value |
| | х | $I_{\text{DSS}},$ Delta I_{DSS} greater than \pm 100% of initial value or greater than \pm 10% of specification limit, whichever is greater |
| | х | Gm Transductance ± 10 percent |
| Х | х | P _{out} ± 0.5 dB output power |
| | х | $V_{\rm P}$ pinch-off voltage ± 15 percent of initial value or 0.1V, whichever is greater, (see Note 1 below) |
| | х | I_{DS} , specific drain current ± 15 percent |
| х | х | NF ± 10 percent where appropriate |
| х | | l _{ebo} |
| Х | | I _{CES} |
| Х | | $V_{CE\ (sat)},V_{CE\ (sat)}$ greater than ±50 mV_{DC} |
| Х | | h_{FE},h_{FF} greater than ±15% of initial value |
| Х | | V(BR) CBO, V(BR) EBO |
| Х | | V _{BF (sat)} |
| х | | $I_{\text{CBO}},I_{\text{CBO}}$ greater than ± 100% of initial value or greater than ± 10% of specification limit, whichever is greater |
| Х | | C _{obo,} & C _{obo} greater than ± 25% |
| Х | | Each application shall be tested for 100,000 turn-on and turn-off cycles at a rate not to exceed 1000 cycles per second with no power degradation in output |

NOTE: This parameter is sensitive to changes in the barrier height of the Schottky barrier formed by the gate and the channel, also to gate sinking and any other phenomenon that is associated with an unstable metal semiconductor junction. So if the pinch off voltage is small because the doping of the channel or the barrier layer thickness or some combination of effects results in a pinch off voltage that is near VGS = 0 V, then using a delta pinch-off voltage criterion that is some fraction of a typical barrier height might be a way around that problem

Modern Devices. The state of the art is continuing to advance in active RF device technology, and understanding of device reliability physics is improving. New devices are, and will be designed. Also, some components do not yet have the level of technological maturity and the extensive experience that is desired for high-reliability applications. For these reasons, potential users of these components should become familiar with the current engineering literature that covers the reliability, failure and degradation mechanisms, life testing, screening and application conditions appropriate for long life of the component technology of interest. This handbook cannot by itself provide adequate information to assure the user of the suitability of a particular technology. There are many resources available to help the user identify all the known risks associated with a candidate device. Regular conferences such as the annual Reliability of Compound Semiconductors (ROCS) Workshop (formerly the GaAs Reliability Workshop), which is sponsored by JEDEC and IEEE and the International Reliability Physics Symposium and the Integrated Reliability Workshop, both sponsored by IEEE address this topic. Journals such as Microelectronics Reliability, published by Elsevier, are helpful. Many journals published by IEE and IEEE, and by the American Institute of Physics and other publishers, cover electron device physics and technology in general but also include important papers devoted to reliability topics. A very important resource is the device manufacturer. Users with high reliability needs are strongly encouraged to contact the manufacturer of the device that they propose to use, and learn what life testing has been done and what the manufacturer recommends concerning high reliability applications. See Note 1/ of Table 1300-8 for an example using SiC technology.

6. RELIABILITY DETERMINATION/VERIFICATION Parts delivered for this application will have been assumed to have significant assurance of reliability. These include the following:

- a. Demonstration of satisfactory lifetime through appropriate testing. This requirement may be reduced by appropriate successful field history.
- b. Demonstration of adequate process stability and control.
- c. Demonstration of adequate understanding of life-limiting failure mechanisms
- d. Demonstration of adequate precautions against low activation energy mechanisms
- e. Demonstration of adequate process control.

If these conditions are not met, then the following requirements apply.

- a. Documented demonstration of satisfactory field performance over a time equal to the mission.
- b. Certification that no processes or procedures have change from those used to produce the devices satisfying condition.

SECTION 1350

SURFACE ACOUSTICAL WAVE DEVICES

1. SCOPE. All surface acoustical wave devices selected for the system application shall meet the requirements specified herein unless otherwise approved by the program. This section covers the selection of surface acoustical wave devices for space application.

2. REFERENCES.

| ANSI/IEEE Std. 176-1987 | Institute of Electrical and Electronic Engineers Standard on Piezoelectricity |
|-------------------------|---|
| MIL-STD-1835 | Department Of Defense Interface Standard: Electronic Component Case Outlines |
| MIL-STD-202 | Test Methods Standards For Electronics and Electrical Component Parts |
| MIL-STD-883 | Department Of Defense: Test Method Standard; Microcircuits |

3. TERMS AND DEFINITIONS.

Quartz Single crystals approximately described by chemical formula SiO₂, grown by the hydrothermal crystal growth method. The commonly utilized quartz crystal "cut' for surface acoustical devices is the ST-cut.

4. APPLICATION. The surface acoustical wave device quality and reliability level, critical parameters, and environments for the system application shall be established as defined below. The part application in the system shall form the basis for the technical requirements of each part and critical performance parameters. System application considerations shall include areas such as thermal, mechanical, radiation, derating, End-Of-Life limitations, mounting recommendations, and other design considerations necessary to ensure the high reliability of the parts as used in each space and launch vehicle application. The design and construction, and the quality assurance requirements shall be established and documented in specifications to ensure their performance and the necessary quality for their space and launch vehicles applications.

4.1 <u>Surface Acoustical Wave Device Selection.</u> The selected devices shall have demonstrated the ability through characterization and test to meet the worst-case requirements with adequate margin to compensate for manufacturing variations and End-Of-Life considerations. Where adequate assessment data do not exist, the contractor shall define a set of technical requirements detailing how the capability of each selected device will be verified, including the procurement of the devices from qualified sources of supply as determined by the system manufacturer (prime, sub, etc). This shall include the configuration controls that ensure the flight devices are form, fit, function, and performance equivalent to the evaluated parts. The contractor shall insure that the worst-case conditions include recognition of ground tests performed at the subsequent levels of integration and not only those seen during flight.

4.2 <u>Design Analysis</u>. As a minimum, the surface acoustical wave device design shall make allowances for worstcase variations, to compensate for manufacturing variations and End-Of-Life parameter limits in the following:

- a. Lapping/Polishing surface finish
- b. Piezoid Material Thickness
- c. Crystal Angle
- d. Metallization Thickness
- e. Electrical Contact Adhesion
- f. Aging Mechanisms

Critical performance parameters shall be identified such that they can be documented in the detailed specifications, including appropriate verification requirements.

4.3 <u>Thermal Analysis</u>. As a minimum, a thermal analysis shall be performed to ensure the selected components are used within the specified temperature limits of the part. If the components are used outside the temperature ranges specified by the component manufacturer, a complete characterization and qualification is required to be performed to ensure the component will meet the mission/application and reliability requirements.

4.4 <u>Mechanical Analysis</u>. As a minimum, mechanical stress analysis shall be performed to establish the mechanical stress for each part, including those incurred during manufacturing and handling. The mechanical design shall make allowances for worst-case variations in mechanical stress due to temperature excursions, mismatches of thermal coefficient of expansion, mechanical shock, mechanical and acoustical vibration. All strategic surface acoustical wave device mechanical parameters needed in the application shall be verified over the Worst Case Application Conditions plus an adequate margin to compensate for variations in manufacturing and measurement systems.

4.5 <u>Radiation Environment Considerations.</u> As a minimum, the effects of the expected radiation environments on the part performance in the application shall be analyzed to verify the component will operate successfully (See Appendix A). All mitigation strategies shall be documented. The environments addressed will include the expected natural space environment calculated over the intended life of the mission and any additional nuclear enhanced environment specified in the system specification.

4.6 <u>Design Margin</u>. A design criterion shall be established, documented, and verified for all surface acoustical wave devices to provide adequate performance that meets the application requirements. The design margin shall cover electrical, thermal, mechanical, and radiation performance margin over the worst-case conditions and shall be considered when the surface acoustical wave device absolute maximum ratings and tests are established.

4.7 <u>Parameter Derating.</u> All strategic surface acoustical wave device electrical parameters needed in the design application that could degrade performance shall be identified, rated, and verified over the Rated Device Temperature range. These parameters shall be derated according to the defined criteria for mission life requirements. The contractor shall apply derating criteria based on the system application and specific performance parameters/characteristics of each device.

4.8 <u>Surface Acoustical Wave Device Stress.</u> The surface acoustical wave device derating shall be verified by analysis and/or test (parts stress analysis) in order to show that it meets the established derating criteria. All instances in which the surface acoustical wave device is not used within the established derating limits shall be documented and mitigated. The surface acoustical wave device cannot be stressed beyond the device manufacturer recommended operating limits without a full characterization and qualification.

4.9 <u>Reliability Analysis</u>. A reliability analysis shall be performed to verify the surface acoustical wave devices selected for the application will meet the system mission needs with margin as defined by the program requirements.

4.10 <u>Failure Modes And Effect Analysis (FMEA).</u> The surface acoustical wave device failure modes and their effects on the system application shall be analyzed. All single point failures and mission critical surface acoustical wave devices shall be identified and the risk of system failure shall be mitigated.

5. SURFACE ACOUSTICAL WAVE DEVICE DESIGN. The contractor shall insure that all surface acoustical wave device designs meet the requirements outlined herein.

5.1 <u>Surface Acoustical Wave Device Performance</u>. The electrical, thermal, mechanical, radiation, and reliability performance of the surface acoustical wave device needed for the application shall be verified over the worst-case application environments plus the established design margin.


5.1.1 <u>Surface Acoustical Wave Device Characterization And Qualification.</u> The surface acoustical wave devices shall be fully characterized and qualified for the intended application. All failure modes shall be identified and mitigated. The mitigation shall fully document the tests and results, pass/fail criteria, and design strategies applied as appropriate. Where adequate assessment data do not exist, the contractor shall define and describe how the capability of each selected device will be verified. This shall include the configuration controls that ensure the flight devices are form, fit, function, and performance equivalent to the evaluated parts.

5.1.2 <u>Electrical Parameters.</u> All parameters needed for the application shall be specified and verified over the established rated operating temperature.

5.1.3 <u>Surface Acoustical Wave Device Expected Life.</u> The surface acoustical wave device expected useful life shall be defined and verified for thermal, mechanical, radiation, and operating stress conditions.

6. MANUFACTURING. The contractor shall insure that all surface acoustical wave devices meet the manufacturing criteria below.

6.1 Wafer Requirements





6.1.1 Orientation. Nominal wafer orientation shall be described as per ANSI/IEEE 176-1987.

6.2 <u>Packaged Surface Acoustical Wave Device Requirements</u>. The following screens shall be required. If the alternative practices are applied, the contactor is responsible for ensuring that they are equal to or better than the requirements specified herein and that all the provisions of the practice have been met. Alternate requirements shall be approved by PMPCB for the program.

6.2.1 <u>Handling Precautions.</u> ESD handling precautions of surface acoustical wave devices shall be required after the fine pitch geometry metal patterns are applied for all surface acoustical wave devices. LiNbO₃ devices, in particular, have a potential structural defect and a metal oxide formation defect which are caused by the application of high voltage at elevated temperature; thus requiring additional handling precautions.

6.2.2 <u>Visual And Mechanical Inspection</u>. 100% of the inspection lot shall be screened per MIL-STD-883 Method 2009.

6.2.3 <u>Backfill</u>. Packaged surface acoustical wave devices shall be hermetically sealed in vacuum or backfilled with dry gas. Type of gas, purity, moisture, temperature, and pressure at sealing shall be traceable to the production lot(s).

6.2.4 Solder Seal. Solder sealing shall not be used.

6.2.5 <u>Group 1 Thermal shock.</u> 100% of the inspection lot shall be screened per MIL-STD-883 Method 1011, Test Condition A (15 cycles minimum) for space application.

6.2.6 <u>Group 1 Temperature Cycling.</u> 100% of the inspection lot shall be screened per MIL-STD-883 Method 1010, 10 cycles minimum, test condition B for space application. This test shall be followed by an external visual and mechanical inspection for any device damage that may have been caused by the Temperature Cycling.

6.2.7 <u>Group 1 Hermetic Seal.</u> 100% of the inspection lot shall be screened per MIL-STD-883 Method 1014 Condition A.

6.2.8 <u>Group 1 Visual And Mechanical Inspection.</u> 100% of the inspection lot shall be screened per MIL-STD-883 Method 2009.

6.2.9 <u>Group 1 Electrical Inspection</u>. All parameters needed for the application shall be specified and verified over the established rated operating temperature.

6.2.10 <u>Group 1 Internal Visual Inspection (Destructive Physical Analysis)</u>. 100% of the inspection lot shall be screened per MIL-STD-883 Method 2017, test condition H and MIL-STD-883 Method 2032 Condition M for space application.

6.2.11 <u>Group 1 Nondestructive Bond Pull.</u> 100% of the inspection lot shall be screened per MIL-STD-883 Method 2023.

6.2.12 <u>Group 1 Stabilization Bake (prior to sealing).</u> 100% of the inspection lot shall be screened per MIL-STD-883 Method 1008, test condition C (150°C, 48 hours minimum) for space application.

6.2.13 <u>Group 2 Mechanical Shock.</u> 100% of the inspection lot shall be screened per MIL-STD-883 Method 2002, Condition B.

6.2.14 <u>Group 2 Vibration.</u> 100% of the inspection lot shall be screened per MIL-STD-883 Method 2007 Condition A.

6.2.15 <u>Group 2 Constant Acceleration.</u> 100% of the inspection lot shall be screened per MIL-STD-883 Method 2001, test condition A, Y₁ plane only, accelerated to 5000g minimum for space application. This test shall be followed by an external visual and mechanical inspection for any device damage that may have been caused by the Constant Acceleration.

6.2.16 Group 2 Hermeticity. Verify hermetic seal in accordance with the requirements of paragraph 6.2.7 .

6.2.17 Group 2 External Visual. Perform external visual in accordance with the requirements of paragraph 6.2.2 .

6.2.18 <u>Group 2 Electrical Inspection.</u> Verify electrical performance in accordance with the requirements of paragraph 6.2.9 .

6.2.19 <u>Group 2 Enclosed Particles (Particle Impact Noise Test, PIND).</u> 100% of the inspection lot shall be screened per MIL-STD-883 Method 2020, test condition A. The Failure criteria and screening lot acceptance of the test method shall apply.

6.2.20 <u>Group 2 Serialization</u>. Device serialization is used for tracking and correlating each device with 1) individual Read and Record data values, 2) assembly lots by the device manufacturer and to track where is used in the next higher assembly by the contractor. Each device shall be readily identified by a serial number in accordance with device requirement.

7. RELIABILITY SUSPECT SURFACE ACOUSTICAL WAVE DEVICES. The following surface acoustical wave device types and technologies shall not be used unless approved by the program:

- a. Hot welded cans
- b. Plastic encapsulated units
- c. Packages other than those defined in MIL-STD-1835
- d. Programmable units, which do not program with a single pulse
- e. Internal organic/polymeric materials (lacquers, varnishes, coatings, adhesives, or greases)
- f. Flip chips
- g. Beam leaded devices
- h. Bimetallic lead bond at die

7.1 Prohibited PMP

- i. Nonpassivated devices
- j. Internal desiccants
- k. Ultrasonically cleaned packaged parts (Latent damage)
- I. All tin coated, or undercoated packages or leads (Whisker growth)

8. PROCUREMENT. The contractor shall be responsible for implementing and managing a supplier control program to control, manage, and verify the procurement of surface acoustical wave devices (devices). As a minimum, the contractor shall address supplier selection, supplier verification, supplier corrective action, supplier rating, frequency of supplier audits, etc. In addition, the contractor shall define the incoming receiving inspection performed on received devices including verification, data review and supplier required data items, shelf life control, device storage and kitting, ESD handling, etc.

8.1 <u>Documentation</u>. The surface acoustical wave device design, processing, and testing shall be documented and controlled by the device manufacturer and verified by the procuring/qualifying organization. The manufacturer shall verify device performance, quality, and reliability was not degraded as a result of any subsequent changes from the original qualification.

9. INCOMING INSPECTION DPA. The procuring activity shall verify the workmanship and the internal Design and Construction through a Destructive Physical Analysis (DPA) performed by the procurement activity or at an independent laboratory. All metal surfaces shall be verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium).

9.1 Method

9.1.1 <u>External Visual</u>. Visual inspection at 30X minimum magnification shall be conducted with the surface acoustical device being illuminated with a light source of at least 300 foot-candle intensity and a grazing angle of about 20 degrees. Units exhibiting one or more of the following anomalies shall be rejected.

- a. Adherent weld splatter exceeding 0.80 millimeters (.031 inches) dimension in any plane.
- b. Crack or holes in any welded joint.
- c. Indications of corrosion or discoloration on any metal surface.
- d. Any dents or protrusions into the case.
- e. Cracks, fractures, misalignments, or bends in case-to-lead or case-to-stud joints.

9.1.2 Hermeticity. Verify hermetic seal in accordance with the requirements of paragraph 6.2.7 .

9.1.3 <u>Radiographic examination</u>. Perform radiographic examination on all samples in accordance with method 209 of MIL-STD-202.

9.1.4 <u>Particle impact noise detection (PIND).</u> Perform PIND testing on all samples in accordance with method 2020 of MIL-STD-883, condition A.

9.1.5 <u>Internal water vapor testing/residual gas analysis (RGA).</u> Perform internal water vapor /RGA testing in accordance with method 1018 of MIL-STD-883. The sample size for this testing will be one for QPL/QML devices and three for non-QPL devices with zero failures or five devices with a maximum of one failure (3/0, 5/1).

9.1.6 <u>Sample preparation</u>. During the process of opening the surface acoustical device enclosure, care shall be exercised to assure that external liquid, gaseous, particulate, or other types of contamination do not enter the interior areas.

9.1.7 <u>Internal visual.</u> All exposed inner surfaces of the device shall be examined at a minimum magnification of 30X and in accordance with the procedure in paragraph 6.2.2 for configuration compliance and existence of anomalies.

9.2 <u>Data records.</u> DPA findings that deviate from the required configuration or other requirements or exhibit anomalies shall be documented as defects.

9.3 <u>Evaluation criteria</u>. When the DPA is being conducted as a lot conformance test, the associated production lot shall be rejected if the DPA sample parts exhibit any of the following defects:

- a. Cracks or holes in the weld contact area where surface acoustical device support members are welded to the holder base terminal pins.
- b. Loose, distorted, or broken terminal pins or surface acoustical device mounting supports.
- c. Cracks or separation in silver-epoxy electrically conductive bonding cement between the surface acoustical device and support member.
- d. Fractures of any size in any location in the surface acoustical device, cracked or flaked edges, and fractures, cracks, peeling, or voids in electrodes.
- e. Loose weld spatter, bonding cement, extraneous epoxy, or other foreign matter found on the header, the surface acoustical device and support structure, or inside the cover.
- f. Less than 0.125 millimeters (.005 inches) clearance between the surface acoustical device holder cover and the surface acoustical device with its mounting support.
- g. Cracks or visible bubbles in glass headers.
- h. Chemical corrosion of any metallic surfaces in surface acoustical device can or associated support structure.
- i. Surface acoustical device not perpendicular or parallel to the base within the requirements of the procurement requirement.
- j. Seal leakage in excess of requirements.
- k. Joining of packages by interface that reduces part reliability.
- I. Any surface, including cover, exhibiting contamination (adhering particulate, film, flux residue, or other type).
- m. Nonuniform quantities of bonding cement at mounting points or bonding cement in areas other than mounting points.
- n. Adherent weld splatter with a dimension exceeding 0.80 millimeters (.031 inches) through any plane. Weld splatter shall be considered adherent when it cannot be removed with a gas blow of dry oil-free nitrogen from a 150 kilopascal (22 psi) gauge pressure source.
- Base terminal and surface acoustical device mounting support exhibiting nicks, misalignment, cuts, cracks, or distortion.
- p. Surface acoustical device not centered within ±0.80 millimeters (±.031 inches) in its mounting with respect to the surface acoustical device holder base.
- q. Any other defect that reduces part reliability, such as evidence of peeling plateback metallization, voids, or missing metallization on either side of the surface acoustical device.

SECTION 1360

COAXIAL CERAMIC RESONATORS

1. SCOPE. All coaxial ceramic resonators selected for the system application shall meet the requirements specified herein unless otherwise approved by the program. This section covers the selection of coaxial ceramic resonators for space application.

2. REFERENCES

| ASTM B322 | Standard Practice for Cleaning Metals Prior to Electroplating. |
|-------------------------|--|
| ASTM B571 | Standard Practice for Adhesion of Metallic Coating |
| IPC/EIA J-STD-002 | Solderability Tests For Component Leads, Terminations, Lugs Terminals, and Wires |
| MIL-STD-1835 | Department Of Defense Interface Standard: Electronic Component Case Outlines |
| MIL-STD-202 | Test Methods Standards For Electronics and Electrical Component Parts |
| MIL-STD-883 | Department Of Defense: Test Method Standard; Microcircuits |
| . TERMS AND DEFINITIONS | |
| Ceramic Resonator | There are several types of passive resonators commonly referred to as "Ceramic Resonators" that are either piezoid or non-piezoid. Within this document, "Ceramic Resonators" refers to non- piezoelectric short-circuited coaxial ceramic structures that are ¼ or ½ wavelength at some desired resonate frequency of Transverse Electric-Magnetic wave. |

| Characteristic Impedance | The coaxial resonator impedance is a direct function of its dimensions and of the dielectric material permittivity. |
|--------------------------|---|
| Coupling | The method by which a dielectric resonator is electromagnetically connected to the external environment |
| Firing | The curing of the ceramic material at elevated temperatures. |

Frequency Adjustment The resonate frequency of ceramic resonators is adjusted by mechanical lapping of the ceramic, or mechanical grinding of metallization.

3.

| Green Resonators | The state of coaxial ceramic resonators just prior to the "Firing" manufacturing processing step. |
|------------------|---|
| Spurious mode | Output from a dielectric resonator caused by a signal or signals having frequencies other than the resonant frequency desired. The presence of higher resonant modes close to the resonant frequency of the principle mode will interfere with filter or oscillator performance |
| SRF | Series resonate frequency |

4. APPLICATION. The coaxial ceramic resonator quality and reliability level, critical parameters, and environments for the system application shall be established as defined below. The part application in the system shall form the basis for the technical requirements of each part and critical performance parameters. System application considerations shall include areas such as thermal, mechanical, radiation, derating, End-Of-Life limitations, mounting recommendations, and other design considerations necessary to ensure the high reliability of the parts as used in each space and launch vehicle application. The design and construction, and the quality assurance requirements shall be established and documented in specifications to ensure their performance and the necessary quality for their space and launch vehicles applications.

4.1 <u>Coaxial Ceramic Resonator Selection.</u> The selected devices shall have demonstrated the ability through characterization and test to meet the worst-case requirements with adequate margin to compensate for manufacturing variations and End-Of-Life considerations. Where adequate assessment data does not exist the contractor shall define a technical set of requirements detailing how the capability of each selected device will be verified, including the procurement of the devices from qualified sources of supply as determined by the system manufacturer (prime, sub, etc). This shall include the configuration controls that ensure the flight devices are form, fit, function, and performance equivalent to the evaluated parts. The contractor shall insure that the worst-case conditions include recognition of ground tests performed at the subsequent levels of integration and not only those seen during flight.

4.2 <u>Design Analysis</u>. As a minimum, a circuit design analysis shall be performed to establish the electrical stresses such as voltage, current, power, etc for each part under nominal and worst case conditions. The circuit design shall make allowances for worst-case variations, to compensate for manufacturing variations and End-Of-Life parameter limits in the following: input and output voltages; input and output currents; power dissipation; transient delays; electromagnetic compatibility (EMC). Critical performance parameters shall be identified such that they can be documented in the detailed specifications, including appropriate verification requirements.

4.3 <u>Thermal Analysis.</u> As a minimum, a thermal analysis shall be performed to ensure the selected components are used within the specified temperature limits of the part. If the components are used outside the temperature ranges specified by the component manufacturer a complete characterization and qualification is required to be performed to ensure the component will meet the mission/application and reliability requirements.

4.4 <u>Mechanical Analysis.</u> As a minimum, mechanical stress analysis shall be performed to establish the mechanical stress for each part, including those incurred during manufacturing and handling. The mechanical design shall make allowances for worst-case variations in mechanical stress due to temperature excursions, mismatches of thermal coefficient of expansion, mechanical shock, mechanical and acoustical vibration. All strategic coaxial ceramic resonator mechanical parameters needed in the application shall be verified over the Worst Case Application Conditions plus an adequate margin to compensate for variations in manufacturing and measurement systems.

4.5 <u>Radiation Environment Considerations.</u> As a minimum, the effects of the expected radiation environments on the part performance in the application shall be analyzed to verify the component will operate successfully. All mitigation strategies shall be documented. The environments addressed will include the expected natural space environment calculated over the intended life of the mission and any additional nuclear enhanced environment specified in the system specification.

4.6 <u>Design Margin.</u> A design criterion shall be established, documented, and verified for all coaxial ceramic resonators to provide adequate performance that meets the application requirements. The design margin shall cover electrical, thermal, mechanical, and radiation performance margin over the worst-case conditions and shall be considered when the coaxial ceramic resonator absolute maximum ratings and tests are established.

4.7 <u>Parameter Derating</u>. All strategic coaxial ceramic resonator electrical parameters needed in the design application that could degrade performance shall be identified, rated, and verified over the Rated Device Temperature range. These parameters shall be derated according to the defined criteria for mission life requirements. The contractor shall apply derating criteria based on the system application and specific performance parameters/characteristics of each device.

4.8 <u>Coaxial Ceramic Resonator Stress.</u> The coaxial ceramic resonator derating shall be verified by analysis and or test (parts stress analysis) that it meets the established derating criteria. All instances in which the coaxial ceramic resonator is not used within the established derating limits shall be documented and mitigated. The coaxial ceramic resonator cannot be stressed beyond the device manufacturer recommended operating limits without a full characterization and qualification.

4.9 <u>Reliability Analysis</u>. A reliability analysis shall be performed to verify the coaxial ceramic resonators selected for the application will meet the system mission needs with margin as defined by the program requirements.

4.10 <u>Failure Modes And Effect Analysis (FMEA)</u>. The coaxial ceramic resonator failure modes and their effects on the system application shall be analyzed. All single point failures and mission critical coaxial ceramic resonators shall be identified and the risk of system failure shall be mitigated.

5. COAXIAL CERAMIC RESONATOR DESIGN. The contractor shall insure that all coaxial ceramic resonator designs meet the requirements outlined herein.

5.1 <u>Coaxial Ceramic Resonator Performance.</u> The electrical, thermal, mechanical, radiation, and reliability performance of the coaxial ceramic resonator needed for the application shall be verified over the worst-case application environments plus the established design margin.

5.1.1 <u>Coaxial Ceramic Resonator Characterization And Qualification.</u> The coaxial ceramic resonators shall be fully characterized and qualified for the intended application. All failure modes shall be identified and mitigated. The mitigation shall fully document the tests, pass/fail criteria, and design strategies as appropriate. Where adequate assessment data does not exist the contractor shall define and describe how the capability of each selected device will be verified. This shall include the configuration controls that ensure the flight devices are form, fit, function, and performance equivalent to the evaluated parts.

5.1.2 <u>Electrical Parameters.</u> All parameters needed for the application shall be specified and verified over the established rated operating temperature.

5.1.3 <u>Coaxial Ceramic Resonator Expected Life.</u> The coaxial ceramic resonator expected useful life shall be defined and verified for thermal, mechanical, radiation, and operating stress conditions.

6. MANUFACTURING. The contractor shall insure that all coaxial ceramic resonators meet the manufacturing criteria below.

6.1 <u>Packaged and/or Unpackaged Coaxial ceramic resonator Screening.</u> The following screens are a requirement of this standard unless alternate practices are specified. The contractor has the discretion to determine which option will be applied. If the alternative practices are applied, the contactor is responsible to assure that they are equal to or better than the requirements specified herein and that all the provisions of the practice have been met.

6.1.1 <u>Visual And Mechanical Inspection</u>. The purpose of this screen is to verify that the materials, design, construction, physical dimensions, marking, and workmanship are in accordance with the application requirements.

6.1.1.1 Required Baseline Screening

6.1.1.1.1 <u>Body Dimensions.</u> The contractor shall determine that the physical dimensions are in accordance with the application requirements.

6.1.1.1.2 <u>Diameter And Length of Leads.</u> The diameter and length of leads of leaded coaxial ceramic resonators shall be as per MIL-STD-1276. The leads shall be unbroken and not crushed or nicked, and the coaxial ceramic resonators shall be free from other defects that will affect life, serviceability, or appearance.

6.1.1.1.3 <u>Marking</u>. Coaxial ceramic resonators shall be marked with the PIN and the manufacturer's name, trademark, or code symbol, in accordance with MIL-STD-1285. If lack of space requires it, container packages only may be marked.

6.1.1.1.4 <u>Workmanship</u>. Coaxial ceramic resonators shall be processed in a manner as to be uniform in quality and shall be free from holes, fissures, chip, and malformation. The leads shall be unbroken and not crushed or nicked, and the coaxial ceramic resonators shall be free from other defects that will affect life, serviceability, or appearance.

6.1.1.2 <u>Alternate Screening</u>. As the alternative to paragraph 6.1.1.1 , the contractor shall determine that the materials, design, construction, physical dimensions, marking, and workmanship are in accordance with the application requirements.

6.1.2 <u>Backfill.</u> Packaged coaxial ceramic resonators shall be hermetically sealed in vacuum or dry backfill gas. Type of gas, purity, moisture, temperature, and pressure at sealing shall be traceable to the production lot(s).

6.1.3 Solder Seal. Solder sealing shall not be used.

6.1.4 <u>Group 1 Thermal Shock.</u> The purpose of this screen is to determine the resistance of a part to exposures at extremes of high and low temperatures, and to the shock of alternate exposures to these extremes.

6.1.4.1 <u>Required Baseline Screening</u>. As a baseline, each sampled coaxial ceramic resonator shall be inspected in accordance with method 107 of MIL-STD-202, Test condition A, upper temperature 125°C.

6.1.4.2 <u>Alternate Screening</u>. As the alternative to paragraph 6.1.4.1 , the contractor shall verify that the resistance of a coaxial ceramic resonator to exposures at extremes of high and low temperatures, and to the shock of alternate exposures to these extremes meets application requirements.

6.1.5 <u>Group 1 Temperature Cycling.</u> This test is conducted to determine the resistance of a part to extremes of high and low temperatures, and to the effect of alternate exposures to these extremes.

6.1.5.1 <u>Required Baseline Screening</u>. As a baseline and unless otherwise required, 100% of the inspection lot shall be screened per MIL-STD-883 Method 1010, 10 cycles minimum, test condition B for space application. This test shall be followed by an external visual and mechanical inspection for any device damage that may have been caused by the Temperature Cycling.

6.1.5.2 <u>Alternative Screening</u>. Alternate test methodologies may be used provided test data exist and have been verified to meet or exceed the criteria of paragraph 6.1.5.1.

6.1.6 <u>Group 1 Hermetic Seal.</u> The purpose of this test is to determine the effectiveness (hermeticity) of the seal of coaxial ceramic resonators utilizing packages with designed internal cavities.

6.1.6.1 Required Baseline Screening

As a baseline and unless otherwise required, 100% of the inspection lot shall be screened per MIL-STD-883 Method 1014 Condition A.

6.1.6.2 <u>Alternate Screening</u>. Alternate test methodologies may be used provided test data exist and have been verified to meet or exceed the criteria of paragraph 6.1.6.1 .

6.1.7 <u>Group 1 Visual And Mechanical Inspection.</u> The purpose of this screen is to verify that the materials, design, construction, physical dimensions, marking, and workmanship are in accordance with the application requirements.

6.1.7.1 <u>Baseline</u>. As a baseline and unless otherwise required, 100% of the inspection lot shall be screened per MIL-STD-883 Method 2009.

6.1.7.2 <u>Alternate Screening</u>. As an alternate to paragraph 6.1.7.1 and unless otherwise required, sampled quantities are to be screened as to verify that the materials, design, construction, physical dimensions, marking, and workmanship are in accordance with the application requirements.

6.1.8 <u>Group 1 Electrical Inspection</u>. All parameters needed for the application shall be specified and verified over the established rated operating temperature.

6.1.9 <u>Group 1 Internal Visual Inspection (Destructive Physical Analysis).</u> The purpose of this test is to check the internal materials, construction, and workmanship of coaxial ceramic resonators for compliance with the requirements of the applicable acquisition document. This test will normally be used prior to capping or encapsulation on a 100 percent inspection basis to detect and eliminate devices with internal defects, which could lead to device failure in normal applications.

6.1.9.1 <u>Required Baseline Screening</u>. As a baseline and unless otherwise required, 100% of the inspection lot shall be screened per MIL-STD-883 Method 2013 and MIL-STD-883 Method 2014.

6.1.9.2 <u>Alternative Screening</u>. Alternate test methodologies may be used provided objective evidence exists and is verified to meet or exceed the 6.1.9.1 criteria.

6.1.10 <u>Group 1 Stabilization Bake (prior to sealing).</u> The purpose of this test is to determine the effect on coaxial ceramic resonators of storage at elevated temperatures without electrical stress applied. This method may also be used in a screening sequence or as a preconditioning treatment prior to the conduct of other tests. This test shall not be used to determine device failure rates for other than storage conditions. It may be desirable to make end point and, where applicable, intermediate measurements on a serialized device basis or on the basis of a histogram distribution by total sample in order to increase the sensitivity of the test to parameter degradation or the progression of specific failure mechanisms with time and temperature.

6.1.10.1 <u>Required Baseline Screening</u>. As a baseline and unless otherwise required, 100% of the inspection lot shall be screened per MIL-STD-883 Method 1008, test condition C (150°C, 48 hours minimum) for space application.

6.1.10.2 <u>Alternate Screening</u>. As an alternate to 6.1.10.1 this stabilization bake shall be preformed in a vacuum chamber at such temperature to allow for a preconditioning treatment prior to the conduct of other tests.

6.1.11 <u>Group 2 Mechanical Shock.</u> The purpose of this test is to determine the suitability of the coaxial ceramic resonators for use in electronic equipment which may be subjected to moderately severe shocks as a result of suddenly applied forces or abrupt changes in motion produced by rough handling, transportation, or field operation. Shocks of this type may disturb operating characteristics or cause damage similar to that resulting from excessive vibration, particularly if the shock pulses are repetitive.

6.1.11.1 <u>Baseline Screening</u>. As a baseline and unless otherwise required, 100% of the inspection lot shall be screened per MIL-STD-883 Method 2002 Test Conditions B.

6.1.11.2 <u>Alternate Screening</u>. Alternate test methodologies may be used provided test data exist and have been verified to meet or exceed the criteria of paragraph 6.1.11.1

6.1.12 <u>Group 2 Vibration</u>. The purpose of this test is to determine the effect on coaxial ceramic resonators of vibration in the specified frequency range.

6.1.12.1 <u>Baseline Screening</u>. As a baseline and unless otherwise required, 100% of the inspection lot shall be screened per MIL-STD-883 Method 2007 Condition A.

6.1.12.2 <u>Alternate Screening</u>. Alternate test methodologies may be used provided test data exist and have been verified to meet or exceed the criteria of paragraph 6.1.12.1

6.1.13 <u>Group 2 Constant Acceleration</u>. This test is used to determine the effects of constant acceleration on coaxial ceramic resonators. It is an accelerated test designed to indicate types of structural and mechanical weaknesses not necessarily detected in shock and vibration tests. It may be used as a high stress test to determine the mechanical limits of the package, internal metallization and lead system, die or substrate attachment, and other elements of the coaxial ceramic resonator, and eliminate devices with lower than nominal mechanical strengths in any of the structural elements.

6.1.13.1 <u>Required Baseline Screening</u>. As a baseline and unless otherwise required, 100% of the inspection lot shall be screened per MIL-STD-883 Method 2001, Test Condition A, Y₁ plane only, accelerated to 5000g minimum

Section 1360 COAXIAL TEM CERAMIC RESONATORS

for space application. This test shall be followed by an external visual and mechanical inspection for any device damage that may have been caused by the Constant Acceleration.

6.1.13.2 <u>Alternative Screening</u>. As the alternative to paragraph 6.1.13.1 , the contractor shall perform adequate nondestructive screening tests to assure that the device structural and mechanical weaknesses not necessarily detected in shock and vibration tests meet acceptable requirements for space application.

6.1.14 Group 2 Hermeticity. Verify hermetic seal in accordance with the requirements of paragraph 6.1.6

6.1.15 Group 2 External Visual. Perform external visual in accordance with the requirements of paragraph 6.1.7

6.1.16 Electrical Inspection. Verify electrical performance in accordance with the requirements of paragraph 6.1.8

6.1.17 <u>Solderability</u>. The purpose of this test method is to provide a referee condition for the evaluation of the solderability of terminations (including leads up to 0.125 inch in diameter) that will be assembled using tin lead eutectic solder. This evaluation is made on the basis of the ability of these terminations to be wetted and to produce a suitable fillet when coated by tin lead eutectic solder. These procedures will test whether the packaging materials and processes used during the manufacturing operations process produce a component that can be successfully soldered to the next level assembly using tin lead eutectic solder. A preconditioning test is included in this test method, which degrades the termination finish to provide a guard band against marginal finishes.

6.1.17.1 <u>Required Baseline Screening</u>. As a baseline and unless otherwise required, 100% of the inspection lot shall be screened per MIL-STD-883 Method 2003 for space application.

6.1.17.2 <u>Alternate Screening</u>. As an alternate to paragraph 6.1.17.1 a screening shall be offered that is appropriate to inspection of both standard and non-standard parts similar to MIL-STD-883 Method 2003. Care should be taken to insure that the non-standard processing goal does not lead to utilization of prohibited materials such as pure tin.

6.1.18 <u>Enclosed Particles (Particle Impact Noise Test, PIND).</u> Extraneous solid material within a device that has an unfilled internal cavity can cause catastrophic failure of the device if it collides with the coaxial ceramic resonator, glass seal, wire bonds, etc.

6.1.18.1 <u>Required Baseline Screening</u>. As a baseline and unless otherwise required, 100% of the inspection lot shall be screened per MIL-STD-883 Method 2020, test condition A. The Failure criteria and screening lot acceptance of the test method shall apply.

6.1.18.2 <u>Alternative Screening</u>. As the alternative to paragraph 6.1.18.1 , the contractor shall perform adequate nondestructive screening tests to assure that the device unfilled cavity is devoid of loose particles of sufficient mass, size, or material properties as to cause a device failure.

6.1.19 <u>Serialization</u>. Device serialization is used for tracking and correlating each device with 1) individual Read and Record data values, 2) assembly lots by the device manufacturer and to track where is used in the next higher assembly by the contractor.

6.1.19.1 <u>Required Baseline Screening</u>. Each device shall be readily identified by a serial number in accordance with device requirement.

6.1.19.2 <u>Alternative Screening</u>. Alternate device tracking may be used provided the same traceability is achieved.

7. PROHIBITED PMP

- a. Ultrasonically cleaned packaged parts (Latent damage)
- b. Use of prohibited in their construction

8. PROCUREMENT. The contractor shall be responsible for implementing and managing a supplier control program to control, manage, and verify the procurement of coaxial ceramic resonators (devices). As a minimum, the contractor shall address supplier selection, supplier verification, supplier corrective action, supplier rating, frequency of supplier audits, etc. In addition, the contractor shall define the incoming receiving inspection performed on received

Section 1360 COAXIAL TEM CERAMIC RESONATORS

devices including verification, data review and supplier required data items, shelf life control, device storage and kitting, ESD handling, etc.

8.1 <u>Documentation</u> The coaxial ceramic resonator design, processing, and testing shall be documented and controlled by the device manufacturer and verified by the procuring/qualifying organization. The manufacturer shall verify device performance, quality, and reliability was not degraded as a result of any subsequent changes from the original qualification.

9. INCOMING INSPECTION DPA. The procuring activity shall verify the workmanship and the internal Design and Construction through a Destructive Physical Analysis (DPA) performed at an independent laboratory from the device manufacturer. The DPA shall meet MIL-STD-1580 unless otherwise approved by the program.

9.1 Applicable Documents

See paragraph 2.

SEMICONDUCTORS

1. SCOPE. All packaged semiconductors selected for the system application shall meet the requirements specified herein, unless otherwise approved by the program. This section covers the selection of semiconductors (diode and transistors) for space application. See section 1300 for RF microwave semiconductors.

2. APPLICATION. The semiconductor diodes specified in this section include rectifiers, zeners, general purpose, PIN diodes, varactors, SCRs, thyristors, schottky, schottky barrier, transient supressors, switching, photo and other diode types. The semiconductor transistors specified in this section include silicon bipolar, MOSFET, power, JFET, switching, and small signal and other transistors.

The semiconductors quality and reliability level, critical parameters, and environments for the system application shall be established as defined below. The part application in the system shall form the basis for the technical requirements of each part and critical performance parameters. System application considerations shall include areas such as thermal, mechanical, radiation, derating, End-Of-Life limitations, mounting recommendations, and other design considerations necessary to ensure the high reliability of the parts as used in each space and launch vehicle application. The design and construction, and the quality assurance requirements shall be established and documented in specifications to ensure their performance and the necessary quality for their space and launch vehicles applications.

2.1 <u>Semiconductor Selection.</u> The selected devices shall have demonstrated the ability through characterization and test to meet the worst-case requirements (application and acceptance/qualification) with margin to compensate for manufacturing variations and End-Of-Life considerations. The contractor shall insure that the worst-case conditions include recognition of ground tests performed at the subsequent levels of integration and not only those seen during flight. Where assessment data does not exist the contractor shall define the technical criteria detailing how the capability of each selected device will be verified.

2.2 <u>Semiconductor Standardization</u>. The number of different part types/part numbers and the use of previously qualified or approved part types/part numbers for equivalent applications, shall be optimized.

2.3 <u>Design Analysis</u>. As a minimum, a circuit design analysis shall be performed to establish the electrical stresses such as voltage, current, power, etc for each part under nominal and worst case conditions. The circuit design shall make allowances for worst-case variations, to compensate for manufacturing variations and End-Of-Life parameter limits in the following as minimum, but not limited to: input and output voltages; input and output currents; power dissipation; electromagnetic compatibility (EMC), operating junction temperature, operating frequency. Critical performance parameters shall be identified such that they can be documented in the detailed specifications, including appropriate verification requirements.

2.4 <u>Thermal Analysis.</u> As a minimum, a thermal analysis shall be performed to ensure the selected components are used within the specified derated temperature limits of the part. The derated temperature shall be based on the original die manufacturer/design activity published value. The analysis shall take into account the device mounting method, and worst case allowable voids in the mounting interface.

2.5 <u>Mechanical Analysis</u>. As a minimum, mechanical stress analysis shall be performed to establish the mechanical stress for each part, including those incurred during manufacturing, handling, and testing. The mechanical design shall make allowances for worst-case variations in mechanical stress due to temperature excursions, mismatches of thermal coefficient of expansion, mechanical shock, mechanical and acoustical vibration.

2.6 <u>Radiation Environment Considerations.</u> As a minimum, the effects of the expected radiation environments on the part performance in the application shall be analyzed and or tested to verify the component will operate successfully. These include Single Event Burn-out (SEB), Single Event Gate Rupture (SEGR) and Total Dose Radiation at high and low dose rates. ELDRS effects shall be addressed as applicable. All mitigation strategies shall be documented.

The environments addressed will include the expected natural space environment calculated over the intended life of the mission and any additional nuclear enhanced environment specified in the system specification. (See Appendix A for further guidance)

2.7 <u>Design Margin.</u> A design criterion shall be established, documented, and verified for all selected semiconductors devices to provide adequate performance that meets the application requirements. The design margin shall cover electrical, thermal, mechanical, and radiation performance margin over the worst-case conditions.

2.8 <u>Parameter Derating</u>. The parameters shall be derated according to the defined criteria in TABLES 1400-1 and 1400-2 as appropriate.

2.9 <u>Semiconductor Stress.</u> The semiconductor derating shall be verified by analysis (parts stress analysis) and or test demonstrating that it meets the established derating criteria. All instances in which the semiconductor is not used within the established derating limits shall be documented and mitigated.

2.10 Failure Modes and Effect Analysis (FMEA)

The semiconductor failure modes and their effects on the system application shall be analyzed and identified to the customer.

| Factor | Bipolar Silic | on Transistors | Field-Effect | Transistors |
|--|-------------------------|---------------------|-----------------------|-----------------------|
| Factor | Nominal | Worst Case | Nominal | Worst Case |
| Maximum Junction Temperature (°C) | 105 | 125 | 105 | 125 |
| Power Dissipation (% of Rated Value) | 60 | 70 | 60 | 70 |
| Breakdown Voltage (% of Rated Value) | Low- Power Device | Low-Power Device | 75 | 75 |
| High-Power Device Safe Operating Area 1/(% of Rated Value) 1/(secondary breakdown shall be considered) | 75%Vce 75% Ic | 75%Vce 75% lc | BVDSS BVGSS 75% | BVDSS BVGSS 75% |
| Current (% of rated value) | 75% | 75% | 75% | 75% |

TABLE 1400-1. DERATING FACTORS FOR TRANSISTORS

| DIODE TYPE | PARAMETERS DERATED 1/ | DERATING FACTOR |
|---|--|------------------------------|
| Axial Lead (general purpose, switching, small signal) | Reverse Voltage (factor times rated value) | 0.75 |
| Rectifiers | Reverse Voltage (factor times rated value) Average Forward Current (factor times rated value) Surge Current (factor times rated value) Power (factor times rated value) | 0.75 0.75 0.75 0.65 |
| Transient Suppressor | Transient Current (factor times rated value) Power Dissipation (factor times rated value) | 0.75 0.75 |
| Varactor | Power (factor times rated value) PIV (factor times rated value) Forward Current (factor times rated value) | 0.50 0.75 0.75 |
| Photo | Current (factor times rated value) | 0.50 |

TABLE 1400-2. DERATING GUIDELINES FOR DIODES

1/ The maximum junction temperature shall be +105°C worst case, for all diodes.

3. SEMICONDUCTOR DESIGN. The semiconductors shall meet the MIL-PRF-19500 requirements for JANS devices. The contractor shall insure that all semiconductor designs meet these requirements when other than JANS semiconductors are used.

3.1 <u>Semiconductor Performance</u>. The semiconductors electrical, thermal, mechanical, radiation, and reliability performance needed for the application shall be verified over the manufacturer's recommended operating conditions.

3.1.1 <u>Semiconductor Characterization and Qualification.</u> The semiconductors shall be fully characterized and qualified for space application. All failure modes shall be identified and mitigated. The mitigation shall fully document the tests, pass/fail criteria, and design strategies as appropriate. Where assessment data does not exist the contractor shall define and describe how the capability of each selected device will be verified. This shall include the configuration controls that ensure the flight devices are form, fit, function, and performance equivalent to the evaluated parts.

When sampling is conducted to verify lot conformance of a homogeneous* production lot of Space Quality semiconductors, the minimum sample size shall be 5 samples or 2 % of the lot size, whichever is larger, (unless otherwise directed by the Program). Radiation test sample size shall be in accordance with Appendix A requirements..

Consideration should be made on a case by case basis of reducing the sample size on all extremely expensive, homogeneous lots where surveillance, close vendor history, and good engineering judgment is appropriate. Further consideration should be made of increasing the sample size to random representative sampling with a minimum of 90% confidence level for non-homogeneous lots** or lower quality level parts.

* JANS semiconductors from a single JANS inspection lot in compliance with MIL-PRF-19500, controls of bonding, die attach, packaging, etc..

** JANTXV, JANTX and non-homogeneous lots, as well any lot not fully conforming to MIL-PRF-19500 JANS requirements and controls.

3.1.2 <u>Electrical Parameters.</u> All critical parameters needed for the application shall be specified and verified over the established minimum and maximum rated operating temperature range. Parametric and test conditions of automatic test equipment programs shall be verified.

3.1.3 <u>Semiconductor End-Of-Life</u>. The End-Of-Life values as defined in the General section of this specification shall be defined for all critical parameters.

3.1.4 <u>Die Attach And Or Substrate Attach.</u> The die attach and or substrate attach design shall provide effective electrical and or thermal-mechanical path. The die attach materials used in the design and construction shall be compatible with the metallization backing of the semiconductor die and shall not harden, soften, blister, flow, crack, peel, flake, break, or otherwise lose its electrical or properties during and after exposure to all environmental conditioning and qualification, and next assembly environments.

3.2 Mechanical Parameters

3.2.1 <u>Materials Selection.</u> The Semiconductors Design and Construction shall be such that it will not promote the growth of whiskers (e.g. Tin, Zinc, etc), dendrites, Kirkendall void, fungus, corrosion, or outgassing in excess 1% TML and 0.1% CVCM.

3.2.1.1 <u>Die Interconnects.</u> The die interconnects materials such as wires, tapes, bumps, columns, etc shall be compatible with the top metallization of the die. Use of bi-metallic systems, dissimilar metals, or any other systems shall not be allowed unless proven, qualified, and verified not to develop intermetallics or Kirkendall voids, cause corrosion, flow, crack, peel, lift, flake, or break during and after exposure to all environmental conditioning and qualification, and next assembly environments.

3.2.1.2 <u>Metal Finishes.</u> All metals and metal finishes (internal as well as external) shall be such that it will not promote the growth of whiskers (e.g. Tin, Zinc, etc), dendrites, intermetallic formation or fungus, corrosion, and outgassing in excess 1% TML and 0.1% CVCM. Pure Tin (greater than 97%) shall not be allowed. Metal finishes shall not peel or detach during required environmental exposure in test or usage.

3.2.1.3 <u>Package.</u> The package design and construction shall prevent corona discharge and or arcing up to 100000ft altitude, shall not have exposed base material, crack, peel, flake, bend, or break during and after exposure to all environmental conditioning and qualification, and next assembly environments.

4. MANUFACTURING. The contractor shall insure that all semiconductors meet the manufacturing criteria below. There are two major areas to be covered under the Manufacturing provisions. These are the Wafer Fabrication and Assembly. MIL-PRF-19500 has provided the basis for compliance requirements for the Qualified Military Line (QML) semiconductor device manufacturers and for the Space QML/QPL devices.

4.1 <u>Wafer Fabrication</u>. The Wafer Fabrication shall meet the requirements of MIL-PRF-19500 for JANS, unless otherwise approved by the program.

4.2 <u>Assembly.</u> Semiconductor assembly shall meet the requirements of MIL-PRF-19500 for JANS, specified herein unless otherwise approved by the program.

4.2.1 Lot Formation. The semiconductor manufacturer shall define and control the lot formation to ensure lot homogeneity.

4.2.2 Lot Date Code. Devices shall be assigned a lot Date Code with the week number and the year of device sealing. Devices shall be traceable through the lot date code to the assembly processing and assembly location.

4.2.3 Assembly Documentation. All assembly documentation shall be available for review at the manufacturer.

4.2.4 <u>Facility</u>. Assembly processing shall be in a facility designed and controlled to an appropriate cleanliness level for the technology produced to prevent yield loss and latent defects due to organic and inorganic particle contamination, human handling and Electro Static Discharge (ESD). The manufacturer shall also define the action limits for the environmental control.

4.2.5 <u>Process Controls.</u> The semiconductor manufacturer shall establish in-process controls for key areas to verify (wafer mounting and wafer saw, wire bonding, die attach, lid seal, particle detection, lead trimming, final lead

finish, etc) fabrication steps required to guarantee uniform and homogeneous lot processing. The monitoring process shall document and define: frequency of tests, sample sizes, verification criteria, control and action limits, as well as disposition of the non-conforming devices.

4.2.6 <u>Wire Bonding.</u> SPC shall be established for the wire bonding process. The manufacturer shall define, baseline, monitor, and control the wire bond process. As a minimum, the bonding method, wire size, wire diameter, machine set-up, frequency of set-up verification, the bond strength, bond placement, loop height, bond deformation shall be defined and controlled. All instances of bond lifts, intermetallic and Kirkendall void formation, shall be rejected and investigated to eliminate the possibility of open bond latent failures. The minimum pull strength documented in the MIL-STD-750 TM 2037 shall be used only as a starting point and shall not be used for process control limits.

4.2.7 <u>Die/Substrate Attach.</u> The manufacturer shall define, baseline, monitor, and control the attach process. The process shall define and document as a minimum, the attach method, preform size, attach materials composition, equipment set-up, temperature profile, curing time, and inspection criteria, shall be defined and controlled. The shear strength documented in the MIL-STD-750 TM 2017 shall be used only as a starting point and shall not be used for process control limits.

4.2.7.1 Lid Seal. The manufacturer shall define, baseline, monitor, and control the lid seal process. The process shall define and document as a minimum, vacuum bake temperature and time, sealing method, sealing environment (Argon, He, etc.) glove box controls (moisture, Oxygen, pressure, air flow), sealing materials composition, equipment set-up, temperature profile, and inspection criteria. The lid seal process shall be controlled such that the sealed components contain less than 5000ppm of moisture, no corrosive gasses and or compounds, and shall not have any loose particles that could bridge or damage the devices.

4.2.7.2 <u>Lead Trim.</u> The manufacturer and/or user shall define, monitor, and control the lead trim process. As a minimum, the tooling and equipment, equipment set-up, and verification process shall be defined and controlled. The devices shall not have exposed metal, damaged lead seals, damaged leads, or otherwise degrade after lead trim operation.

4.2.7.3 <u>Final Lead Finish.</u> The manufacturer shall define, monitor, and control the lead finish process. As a minimum, the tooling and equipment set-up, depth of immersion, verification process for the finish composition, and lead finish method, shall be defined and controlled. The devices shall not be stripped and re-plated unless this process has been qualified for the package and technology proposed.

4.2.7.4 Changes. All changes shall be controlled in accordance with MIL-PRF-19500 for JANS.

5. VERIFICATION AND VALIDATION. The Contractor is responsible to insure that all Infant Mortality and Early Life Failures are removed from the flight semiconductor population and all semiconductors perform as specified over the specified operating conditions, temperature environments, radiation environments, and mechanical environments for the required mission life. There are several test methodologies: Stress Tests Driven, Application Specific, and Physics-of-Failure.

5.1 <u>Stress Test Driven.</u> This involves subjecting the lot to a predetermined sequence of accelerated tests, covering the worst-case environments and application conditions plus a predetermined margin, to eliminate the infant mortality and early life failures. These tests are classified as screens, parametric, wear-out, package, environmental, and life tests.

5.1.1 <u>Screening.</u> All semiconductors delivered shall be tested to eliminate manufacturing defects causing infant mortality and early life failures. Unless otherwise approved by the program the semiconductors shall meet the requirements of MIL-PRF-19500. The screening of Schottky barrier power rectifier diodes shall include peak inverse energy test as a lot screening tool for packaged devices.

5.1.2 <u>Qualification and Quality Conformance Inspection.</u> Qualification and Quality Conformance Inspection shall meet MIL-PRF-19500 for JANS.

5.2 <u>Physics-Of-Failure</u>. A test or, sequence of tests applied to destruction, which target specific failure mechanisms to model and predict the Time to Failure. In new technologies characterization shall be required to identify failure mechanisms.

5.3 <u>Reliability Suspect Semiconductors.</u> The following semiconductor types and technologies shall not be used unless approved by the program:

- a. Point contact (whisker) devices
- b. Internal organic/polymeric materials (lacquers, varnishes, coatings, adhesives, or greases)
- c. Flip chips
- d. Hot welded cans (Uncontrolled Weld Splatter)
- e. Plastic encapsulated units (Uncontrolled materials/processes, and variability of performance due to temperature, bimetallic lead bond at die.)
- f. Packages other than those defined in MIL-STD-1835
- g. Beam leaded devices (Lack of process control leading to intermittency)
- h. Bimetallic lead bond at die (Intermetallic Formation)

5.4 Prohibited PMP

- i. Nonpassivated devices
- j. Internal desiccants
- k. Ultrasonically cleaned packaged parts (Latent damage)
- I. All tin coated, or undercoated packages or leads (Whisker growth)

5.4.1 <u>Other Technologies Considered Suspect</u> The following microcircuit types and technologies are considered suspect and shall not be used unless approved by the program (listed in parenthesis are the reasons of concern):

- a. Silver bump, ramrod construction
- b. Programmable units, which do not program with a single pulse (Fusible link process deficiencies)
- c. Laser trimmed elements on the chip (debris, resulting in unglassivated die surfaces)

6. PROCUREMENT. The contractor shall be responsible for implementing and managing a supplier control program to control, manage, and verify the procurement of semiconductor devices from semiconductor Original Equipment Manufacturers (OEM) or their franchised/authorized distributors. As a minimum, the contractor shall address supplier selection, supplier verification, supplier corrective action, supplier rating, frequency of supplier audits, etc. In addition, the contractor shall define the incoming receiving inspection performed on received microcircuits including verification, data review and supplier required data items, shelf life control, microcircuit storage and kitting, ESD handling, etc.

6.1 <u>Incoming Inspection DPA.</u> The procuring activity shall verify the workmanship and the internal design and construction through a destructive physical analysis (DPA) performed by the procurement activity or at an independent laboratory. The DPA shall meet MIL-STD-1580 unless otherwise approved by the program. DPA sampling should be relative to lot homogeneity as specified in paragraph 3.1.1.

WIRE AND CABLE

1. SCOPE. This section sets forth requirements for wire and cable for use in space vehicles.

2. APPLICATION

2.1 <u>External.</u> Wiring external to electronic enclosures shall be in accordance with the requirements below and MIL-HDBK-83575.

2.2 <u>Internal.</u> Wiring internal to electronic enclosures shall be in accordance with MIL-HDBK-454, Guidelines 20 and 69.

2.3 Coaxial Cable. Coaxial cable, both flexible and semi rigid, shall be in accordance with MIL-C-17.

3. DERATING. Derating factors and wire current shall be based on wire size, on the wire insulation, and the number of wires used in a cable or harness. The current ratings and deratings used shall be in accordance with either MIL-W-5088 or application specific Thermal Math Modeling (TMM).

4. ELECTRICAL AND HANDLING CONSIDERATIONS – INSULATIONS. The characteristics of the insulation used on wire shall be used in the selection of the proper wire type for each application.

4.1 <u>Ethylene Tetrafluoroethylene (ETFE, Tefzel).</u> Tefzel, a DuPont trade name, is a high temperature resin consisting of 75 percent TFE by weight and its balance of properties is well suited for space vehicle applications. It can withstand an unusual amount of physical abuse during and after installation, has good electrical characteristics, good thermal and low temperature properties, and chemical inertness. Its high flex life, exceptional impact strength, and service temperature of 150°C are all superior to Kynar. Its embrittlement temperature is below -100°C. This insulation meets the outgassing requirements of NASA SP-A-0022. This wire insulation material is in MIL-W-22759/16, /17, /18, and/19. The equivalent cable specifications are MIL-DTL-27500 types TE, TF, TG, and TH.

4.2 <u>Crosslinked ETFE (XL-ETFE)</u>. This material is a modified version of ETFE. The improved properties are a higher service temperature of 200°C and much better resistance to radiation effects. The flexibility, tensile strength, and chemical inertness remain unchanged. This insulation meets the outgassing requirements of NASA SP-A-0022. This wire insulation material is in MIL-W-22759/32, /33, /34, /35, /41, /42, /43, /44, /45, and /46. The equivalent cable specifications are MIL-DTL-27500 types SB, SC, SD, SE, SM, SN, SP, SR, SS, and ST. **Caution**: Do not store XL-ETFE insulated wires in sealed containers/bags. The residual carbonyl fluoride in the insulation must be allowed to outgas freely in order to avoid reacting with moisture that may be entrapped in the containers; thus, creating acidic by-products that can corrode the wires.

4.3 <u>Polyvinylidene fluoride (PVF2)(Kynar).</u> Kynar, a Pennwalt Corporation trade name, is a crystalline, high molecular weight polymer of vinylidene fluoride with excellent abrasion and cut through resistance. Its electrical, thermal, chemical and radiation resistance properties are inferior to Tefzel. Its nominal service temperature is -65°C to +135°C. Kynar is typically used as a jacket material over a soft insulation material such as polyalkene, rather than as a primary insulation. The high dielectric constant makes it undesirable as a primary insulation. This insulation material is specified in MIL-DTL-27500 jacket symbol 08, 10, 58, and 60. This material is a reliability suspect PMP item. This material is considered unacceptable for new design and shall only be considered for use on Heritage Programs.

4.4 <u>Polyalkene.</u> This is a dual extrusion of polyolefin and polyvinylidene fluoride (Kynar), with those materials crosslinked for increased heat resistance and greater mechanical strength. Combining these two insulating materials mutually offsets their individual disadvantages. This insulation material exhibits good properties for thinner-walled, lighter weight wire constructions. This insulation meets the outgassing requirements of NASA SP-A-0022. This wire insulation material is in MIL-W- 81044/6, /7, /9, /10, /12, and /13. The equivalent cable specifications are MIL-DTL-27500 types ME, M, MH, MJ, ML, and MM. This material is a reliability suspect PMP item. This material is considered unacceptable for new design and shall only be considered for use on Heritage Programs.

Section 1500 WIRE AND CABLE

4.5 <u>FN or HN Grade polyimide (Kapton).</u> Kapton, a DuPont trade name, has excellent thermal and electric properties, and solvent resistance except when exposed to concentrated acids and alkalies. Its nominal service temperature is 200°C with occasional extended operation to 250°C. Kapton's main benefit is that it is the lightest weight wire insulation material. This insulation meets the outgassing requirements of NASA SP-A-0022 and the flammability and toxicity requirements of MSFC-HDBK-527. Some of its drawbacks are its inflexibility (stiffness), water absorption, and lack of abrasion and cut through resistance. Under certain specific conditions, this insulation material is more prone than other insulation materials to exhibiting both wet-arc and dry-arc tracking, especially from abrasions and cuts in the insulation material exposing the conductors. An insulation failure that results in a hard short to ground can result in an explosive (rapid) carbonization of the insulation materials. Tests conducted under the auspices of Naval Air Development Center have shown this insulation failure results in a hard short to ground. This wire insulation material is in MIL-W-81381, all slash sheets. The equivalent cable specifications are MIL-DTL-27500 types MR, MS, MT, MV, MW, MY, NA, NB, NE, NF, NG, NH, MK, and NL. This material is a reliability suspect PMP item.

4.6 <u>T Grade Polyimide (Oasis)</u>. Oasis, a DuPont trade name, has improved hydrolytic stability, higher dielectric strength, and somewhat higher density than traditional Kapton. Traditional FEP binders yield a 200°C thermal limit but new fluoropolymer blends have extended the usable service temperature to 260°C. There are no existing wire specifications dedicated to utilizing this material exclusively, though it could be substituted for traditional FN Grade Polyimide in a Mil-W-81381 type construction, and is often used in conjunction with fluoropolymer tapes in so-called composite insulation designs, such as those in Mil-W-22759/80 thru /92.

4.7 <u>Composite Insulation Constructions (also known as TK or TKT).</u> In response to the perceived dangers of arctracking in various types of insulation systems, particularly traditional Kapton insulation, wire insulation designs have been developed that combine discreet fluoropolymer layers with Oasis to produce an insulation construction that is very resistant to arc-tracking initiation and is self-extinguishing should an arc-tracking event be initiated. Other advantages of composite constructions include; very high dielectric strength, greater mechanical toughness at temperature, and high service temperatures of between 200°C and 260°C, depending on the construction specifics. The primary disadvantage is higher cost and slightly higher weight due to higher insulation densities and insulation thicknesses typical of these designs. This wire insulation construction is used in Mil-W-22759/80 thru /92.

4.8 <u>Electrical and Handling Considerations – Conductors.</u> The characteristics of the conductors used on wire shall be used in the selection of the proper wire type for each application. Conductor strands shall be made of soft annealed copper (22 AWG or larger), high strength copper alloy (24 AWG to 28 AWG), or beryllium-copper alloy (30 AWG or smaller). The conductor strands shall be coated with silver or nickel.

4.9 <u>Silver Coated Wire.</u> Upper temperature range is above 150°C to about 200°C, and is good for high frequency applications due to its higher conductivity. A silver coating shall be used on beryllium copper wire. Silver coated wire is susceptible to "red plague", corrosion of the silver material, when the silver coating thickness is insufficient and when exposed to high humidity. For this reason, a minimum of 40 microinches of silver coating is required.

4.10 <u>Nickel Coated Wire.</u> Solder does not wick under the insulation beyond the joint, leaving a good flexible area. Also, the finish is good for temperatures up to 260°C. It is acceptable for crimp applications, provided the crimp values in MIL-PRF-39029 are used.

4.11 <u>Wire and Cable Stripping.</u> The characteristics of the particular wire or cable type as well as the manufacturing through-put requirements shall be considered when determining the optimal wire stripping method and associated tooling.

4.11.1 <u>Laser Stripping</u>. Laser stripping shall be considered the preferred method of stripping, particularly for very large (>8AWG wire) or very small (<30AWG wire) wire. Laser stripping has the advantages of being both non-contact, which precludes the possibility of mechanical damage, as well as having higher through-put efficiency. The primary disadvantage of laser stripping is the cost and size of the stripping unit.

4.11.2 <u>Thermal Stripping</u> Thermal stripping of wire insulation shall be considered an acceptable method and, for some applications, may be the preferred method for some wire insulation types, particularly when cost is considered. CAUTION: Thermal stripping of PTFE and possibly other fluoropolymer insulations can produce extremely toxic gases that, if inhaled in sufficient concentrations for long enough, can produce an allergic type sensitization to these materials, thus making future exposure to these materials potentially life-threatening. Ample ventilation shall be provided if thermal stripping of PTFE or other fluoropolymer insulations is performed.

Section 1500 WIRE AND CABLE

4.11.3 <u>Mechanical Stripping.</u> Mechanical stripping of wire insulation shall be considered an acceptable method and, for some applications, may be the preferred method, particularly when cost is considered. Mechanical stripping is most effective, particularly for small gauge wires (28 and 30AWG), if so-called precision mechanical strippers are used. These stripping devices are designed as dedicated tools to be used on a single wire gauge only. Traditional (squeeze handle) mechanical stripping devices may also be used, provided adequate process controls and workmanship precautions are taken to avoid quality problems such as nicks or gouges due to the use of a tool with the incorrect die size.

5. DESIGN AND CONSTRUCTION

5.1 <u>General Purpose Wire</u>. If non-military specification wire is used (wire procured to a contractor prepared specification) the Quality Conformance Inspection tests in accordance with MIL-W-22759 Table VI shall be required.

5.2 <u>General Purpose Cable.</u> If non-military specification cable is used (cable procured to a contractor prepared specification) the Quality Conformance Inspection tests in accordance with MIL-DTL-27500 Table VII shall be required.

5.3 <u>Radiation Hardness Assurance.</u> If the wire or cable shall be used in an application where exposure to a total ionizing irradiation of greater than 10⁵ rads (Si), the contractor shall develop a test method to ensure that the selected insulation material shall withstand the radiation environment.

6. QUALITY ASSURANCE. Quality assurance requirements shall be in accordance with the general requirements of Section 4 and the requirements of the applicable military specification.

7. REGISTERED PMP

7.1 Reliability Suspect Parts.

- a. Teflon (PTFE) insulated wire
- b. MIL-W-81381 wire
- c. MIL-W-81044 wire

8. PROHIBITED PARTS LIST

- d. MIL-W-16878 wire typesAll Polyvinyl chloride (PVC) insulated wire and cable.
- f. MIL-W-22759 wire with only one PTFE layer
- g. MIL-W-76 wire
- h. Aluminum wire or cable
- i. Tin plated wire and braid
- j. Teflon (PTFE) insulated wires in application which have a high probability of producing cold flow of the insulation.

SECTION 1600

PHOTONICS

1. SCOPE. This section sets forth detailed requirements for Electro-Optical devices, modules, and/or submounts intended for use in hi-reliability applications. The requirements set forth here-in are general guidelines to be used in the development of hi-reliability space components. Specific electrical and environmental conditions should be specified in the detailed component specification.

1.1 Applicable documents

MIL-STD-38534 HYBRID MICROCIRCUITS, GENERAL SPECIFICATION FOR

MIL-PRF-85045F PERFORMANCE SPECIFICATION CABLES, FIBER OPTICS, (METRIC), GENERAL SPECIFICATION FOR

MIL-STD-883 TEST METHOD STANDARD MICROCIRCUITS

MIL-STD-790 STANDARD PRACTICE FOR ESTABLISHED RELIABILITY AND HIGH RELIABILITY QUALIFIED PRODUCTS LIST (QPL) SYSTEMS FOR ELECTRICAL, ELECTRONIC, AND FIBER OPTIC PART SPECIFICATIONS.

MIL-PRF-49291C FIBER, OPTICAL, (METRIC) GENERAL SPECIFICATION FOR

MIL-M-24791 MODULE, FIBER OPTIC, TRANSMITTER OR RECEIVER,

MIL-HDBK-217 RELIABILITY PREDICTION OF ELECTRONIC EQUIPMENT

MIL-HDBK-340 TEST REQUIREMENTS FOR LAUNCH, UPPER-STAGE, AND SPACE VEHICLES Vol II: Applications Guidelines

Telcordia GR-468 Generic Reliability Assurance Requirements for Optoelectronic Devices Used In Telecommunications Equipment

JPL-D-8545, Rev D JPL DERATING GUIDELINES

1.2 <u>References</u>

Chuck Chalfant, Fred Orlando, Pat Parkerson, "Photonic Packaging for Space Applications", IMAPS OE Workshop, Oct. 12, 2001. <u>http://www.spacephotonics.com/Resources/Papers/PhotonicsforSpace.pdf</u>

Allan Johnston," Space Radiation Effects in Optoelectronics", <u>http://www.aero.org/conferences/mrqw/2004-papers/Johnston.pdf</u>

2. APPLICATION

2.1 <u>Derating.</u> The instructions for its use are given in section 4 of this standard. General derating criteria is given in the table below if further derating criteria is required than the device, module, or submount should be evaluated on a case-by-case basis based on the application and shall be specified in the detailed specification.

Verification of junction-case thermal resistance by testing and thermal mapping is recommended for new designs, especially with new technologies.

| Device Type | Critical Stress Parameter | Derating Factor | Maximum Junction Temperature |
|----------------------------|---------------------------|-----------------|---------------------------------|
| Light Emitting Diodes (Tx) | | | 1/ |
| Photo Diodes (Rx) | Power | 0.50 | |
| | Current | 0.75 | |
| Laser Diodes (Tx) | Power | 2/ | 1/ |

TABLE 1600-1 GENERAL DERATING CRITERIA

JPL-D-8545, Rev D

NOTES:

1/ Maximum junction temperatures for optical devices, modules, and/or submounts shall be limited to 95°C or to 30°C below the manufacturer's maximum rating, whichever is lower.

2/ Consult the specific program or parts and radiation specialists for derating due to aging and radiation. The specific details should be specified in the associated detail specification.

2.2 <u>End-of-Life Design Limits</u>. The end-of-life design limits shall be evaluated on a program to program basis and shall be specified in the detailed device, module, and/or submount specification.

2.3 <u>Reliability</u>. The reliability of electro-optical devices, modules, and/or submounts is continuously improving and evolving. Aside from the general guidelines outlined in Section 4 of this standard and the guidelines and reliability predictions given in MIL-HDBK-217, Telcordia GR-468, and MIL-STD-38534 it is up to the manufacturer to incorporate and set-up a comprehensive component level reliability program to assure the devices, modules, and/or submounts meet mission requirements. The critical nature of many optoelectronic devices, plus the rapid evolution of designs and manufacturing practices, make such a program particularly important. The major elements of a comprehensive reliability program are as follows:

- a. Vendor and Device Qualification Programs
- b. Lot-to-Lot Quality and Reliability Controls
- c. Feedback and Corrective Action Programs
- d. Storage and Handling
- e. Documentation

The devices used in high reliability systems should be qualified and purchased only from approved vendors. The reliability and quality of each lot should be tested and analyzed. Any problem detected in the manufacturing processes or reported from field applications should be examined and corrected. This information should be fed back as the input for vendor and device qualification. Devices should also be stored properly, avoiding excessive heat and humidity. Manufacturers and suppliers should carefully adhere to Electrostatic Discharge (ESD) precautions which they have tailored for their particular situations. Finally, the reliability assurance program should be fully documented to ensure consistency and continuity. The elements of a complete reliability assurance program are shown pictorially below.




FIGURE 1600-1. RELIABILITY ASSURANCE PROGRAM ELEMENTS

2.3.1 <u>Reliability Analysis and data.</u> Optoelectronic reliability is a continuously evolving field. For the various component types published industry standards for failure rates, FIT, activation energies and MTBF/MTTF for the most part is not available. As a general guideline MIL-HDBK-217 can be used. In-depth reliability analysis for the specific device types should be imposed on the manufacturer. Because of differences in designs and assembly practices reliability should be specified in the detailed specification. Typically accelerated aging tests are used to gather long-term life test data. Determining a representative failure for devices or demonstrating reliability of devices is subject to the specific conditions. Wear-out failures are activated by temperature and current. Step-stress life testing is typically done at three (3) temperatures specifically chosen to accelerate specific failure mechanisms. The procuring activity should work closely with the manufacturer to choose the specific test temperatures and operating conditions for the various device types. See Section 6 for additional information on calculating MTBF.

2.3.2 <u>Electrical/Optical Considerations.</u> Unless otherwise indicated in the detailed specification or in the derating sections, the manufacturers recommended operating electrical/optical conditions shall be used. See Table 1600-1 for specific electrical/optical tests for the specified device types. For additional detailed procedures and test methods for the specific device types see Telcordia GR-468.

2.4 <u>Mounting</u>. General mounting practices shall be in accordance with Appendix A. If further mounting requirements are needed than they can be addressed in the detailed device, module, and/or submount specification. Unless otherwise specified in the associated detail specification, the fiber pigtail cable is to be perpendicular to the side of the case it exits. The pigtail cable shall be securely affixed to the package and the cavity sealed as required to provide the mechanical strength, hermeticity, and functional performance as specified in the detailed specification.

Note: When soldering GaAs and InP based die temperature should not exceed 300°C and 5 minutes.

2.5 <u>Handling.</u> To prevent electrostatic damage to devices, modules, and/or submounts the following are required. (See Appendix B of this document for additional information.)

2.5.1 Grounding

Bonders, pellet pickup tools, table tops, trim and form tools, sealing equipment used in chip or device handling shall be properly grounded.

Operator(s) shall be properly grounded.

2.5.2 In-Process Handling.

Assemblies or subassemblies of chips and/or devices shall be transported and stored in conductive carriers or containers.

All external leads of the assemblies or subassemblies and devices should be shorted together.

2.5.3 External Bonding Sequences

- a. Connect Vcc and Vee first to the external connections.
- b. Remaining functions may be connected to their external connections in any sequence.

2.5.4 <u>Static Sensitive Devices.</u> . For applications where transients are a potential hazard, a "zap" test wherein a capacitor (100 pf) is charged to at least 400V then discharged through a 1000 Ω resistor into the device inputs is required on a sample basis. Subsequent to the "zap" test, the devices shall be subjected to the Group A tests. The Sample size shall be two devices per lot. Any failure shall be cause for lot rejection. This test is considered destructive. Caution: This test should be verified with the manufacturer prior to implementation. NOTE: Semiconductor LED's/Lasers are based on III-V materials and are ESD rated Class O. Human Body Model (HBM) \leq 300V.

3. DESIGN AND CONSTRUCTION. The design and construction of devices, modules, and/or submounts shall be in accordance with the requirements of MIL-PRF-38534, Class K devices unless otherwise specified in the associated detail specification. For pigtailed devices, the fiber cable shall be in accordance with the general requirements of MIL-PRF-85045F for space applications.

3.1 Hot Welded Cases. Header design shall include an effective weld-splash barrier ring.

3.2 <u>Protective Coating</u> A protective coating of internal elements shall be used, provided adequate thermomechanical evaluation and qualification testing at the part level is performed to assure that no potential failure mechanisms of a more undesirable type have been introduced into the component/module for that application.

- 3.3 Reliability Suspect Designs.
 - a. Hot-welded cases
 - b. Nonglassivated devices
 - c. Laser scribed devices
 - d. Gold-Aluminum bonds

4. QUALITY ASSURANCE REQUIREMENTS. Quality assurance provisions shall be in accordance with the general requirements of Section 4 of this specification and the requirements outlined in the following paragraphs. Test and inspection methods and criteria shall be in accordance with MIL-PRF-38534, Class K devices unless otherwise specified. Electrical/Optical characteristics for the specific device types shall be in accordance with Telcordia GR-468, unless otherwise specified in the detailed specification. Additional detailed procedures and test methods for the specific device types are also available in Telcordia GR-468.

4.1 Element Evaluation. Element evaluation shall be in accordance with MIL-PRF-38534, Class K devices.

4.2 <u>In-Process Controls</u>. Controls shall be in accordance with the requirements of MIL-PRF-38534, Class K devices as outlined in appendix A.

4.3 <u>Lot-to-Lot Controls.</u> Lot-to-lot controls must include early life reliability control of 100% screening (e.g., temperature cycling and burn-in) which, if the results warrant it, may be reduced to a reliability audit" (e.g., burn-in on a sample basis) or to an acceptable "reliability monitor" with demonstrated and acceptable cumulative early failure values (Note a) out to 10,000 hours; where screening is used, the percent defective allowed (PDA)(Note b) shall be specified; and an ongoing, continuous reliability improvement program must be implemented by both the equipment supplier and the device manufacturer. See Sections 2.3 herein and Telcordia GR-468 for specific details.

Note a: The number shall be based on the expected constant failure rate since one of the purposes of lot-to-lot controls is to remove infant mortality failures.

Note b: The PDA value should be agreed by the manufacturer and its customers but shall not exceed 10%.

4.4 <u>Screening</u>. Screening requirements shall be in accordance with the 100% screening requirements of MIL-PRF-38534, Class K devices and as outlined in Table 1600-1. Electrical/Optical characteristics shall be in accordance with Telcordia GR-468. See Table 1600-3 for specific electrical/optical tests for the specified device types.

4.5 <u>Burn-In.</u> The screening of laser diodes shall include burn-in for all devices. The burn-in must be chosen to: {a} stabilize the device with respect to its performance and degradation rate and {b} assure that only "good," stable devices that meet the reliability and quality requirements can successfully pass the burn-in. Specific burn-in conditions should be specified in the associated detail specification.

4.6 <u>Conformance and periodic inspections.</u> Conformance inspection (CI) and periodic inspection (PI) shall be in accordance with MIL-PRF-38534, Class K devices for Group A, Group B, Group C, and Group D tests and as modified herein in Table 1600-2 unless otherwise specified in the associated detail specification. Electrical/Optical characteristics shall be in accordance with Telcordia GR-468. See Table 1600-3 for specific electrical/optical tests for the specified device types.

4.6.1 <u>Qualification Testing Concerns.</u> Qualification testing concerns for specific tests.

4.6.1.1 <u>PIND testing.</u> PIND testing of fiber coupled devices, modules, and/or submounts can sometimes give false negative results. If devices, modules, and/or submounts fail to pass PIND testing than the test set-up may need to be modified. Typically loose or un-secured fiber gives false negative results. The specific conditions and set-up should be specified in the associated detail specification.

4.6.1.2 <u>Radiation hardness.</u> Due to the different levels of radiation hardness (LEO, MEO, GEO, and deep space) each device, module, and/or submount should be evaluated on a program to program basis based on the specific application. The specific radiation levels should be specified in the associated detail specification.

4.6.1.3 <u>Steady-State Life test/HTOL and Burn-in.</u> It should be noted that at this time there are no optoelectronic devices that can meet the +125°C operational requirement for Hi-Rel applications. The effectiveness of life testing/HTOL and burn-in depends on the operational conditions during HTOL/burn-in, the HTOL/burn-in time, and the acceptable changes in device performance during and after HTOL/burn-in. It is crucial that the operational conditions do no cause early failures or "infant mortality and are representative of the environmental conditions and application the devices will be subjected too. For devices with internal thermal shutdown, extended exposure at a temperature in excess of the shutdown temperature will not provide a realistic indicator of long-term operating reliability. If internal power dissipation activates a thermal shutdown circuit then the test temperature may be reduced and the test time extended. The operating life test shall be performed at that ambient temperature which will result in a worst case junction temperature at least 5°C but no more than 10°C below the minimum junction temperature at which the device would go into thermal shutdown. The procuring activity should work closely with the manufacturer to devise a test plan that will yield useful results. The specific life-test/HTOL and burn-in conditions should be specified in the associated detail specification.

4.6.1.4 <u>Hermeticity</u>. Testing hermeticity is not trivial for these components. The traditional hermeticity definition used for integrated circuits (ICs) as passing the fine leak test may not be applicable, because the fiber coating of the pigtails can absorb and release helium which result in a faulty leakage indication. The moisture content measurement after the damp/heat stress test is a practical and useful test. Special test conditions and/or special testing conditions shall be invoked subject to procuring activity approval.

5. PROHIBITED PARTS LIST. The following parts, part styles, and part types shall not be used in space hardware.

- a. All plastic encapsulated part types.
- b. Coated tin packages and lead with more than 3% tin plating. Also see section 4 of this specification for specific details.
- 6. NOTES

6.1 <u>MTBF Calculation.</u> MTBF requirements for electronic components vary depending on the level of criticality of their application. From a system designer's perspective it is important to have reliable MTBF/FIT data for a component/device to calculate reliability figures for complete systems and assess the requirements for redundancy. Active devices shall undergo accelerated life testing to determine their high temperature operating life, preferably at Tamb (max), with a sufficient sample size to obtain useful MTBF data. Operation at high temperature significantly decreases the expected lifetime of optoelectronic active devices. When testing devices for reliability a suitable test duration and sample size should be determined between the device supplier, equipment manufacturer, and/or the procuring activity. The example in Table 1600-5 shows some MTBF values at a confidence limit of 90 % for a transceiver with a junction temperature 20°C above ambient and an activation energy of 1.0.

| Test | Standard | Conditions | Sampling |
|---|--|--|----------|
| Preseal bake out (Review needed) 1/ | In accordance with applicable device specification | 5/ | 100% |
| Nondestructive bond pull | MIL-STD-883, Method 2023 | | 100% |
| Internal Visual (prior to seal) | MIL-STD-883, Method 2017 | 3/ 5/ | 100% |
| Thermal cycling or Thermal shock 2/ | MIL-STD-883, Method 1010 or 1011 | 5/ | 100% |
| Thermal Vacuum | MIL-HDBK-340 | 5/ | 100% |
| Mechanical Shock or Constant Acceleration | MIL-STD-883, Method 2002 or 2001 | B, (Y1 direction only) 3000g's, Y1 direction 5/ | 100% |
| PIND | MIL-STD-883, Method 2020 | Condition B 5/ | 100% |
| Pre-burn-in electrical/optical characteristics | Table 1600 for specific device type | 5/ | 100% |
| Burn-in 4/ | MIL-STD-883, Method 1015 and Telcordia GR-468, 4.2.3 | 5/ | 100% |
| Post-burn-in electrical/optical characteristics | Table 1600 for specific device type | 5/ | 100% |
| Electrical(High temp/Low Temp) PDA | 5/ | 5/ | 100% |
| Seal (fine/gross) | MIL-STD-883, Method 1014 | | 100% |
| Radiographic | MIL-STD-883, Method 2012 | | 100% |
| External Visual | MIL-STD-883, Method 2009 | | 100% |

TABLE 1600-2 SCREENING PLAN FOR PACKAGED DEVICES

1/ Potential metallization concerns utilizing Ti/Pt/Au and Ti/Pd/Au contacts. Bake out might be needed before encapsulation.

2/ Thermal Cycling can be performed under vacuum to meet the thermal vacuum requirements.

3/ Confirmation of a "clean" facet (i.e., no metal overhang, chip-outs, debris nearby, solder run-up)

- a. Good attachment to the heat sink (and mount)
- b. Good wire bonding
- c. No evidence of damage from any rework
- d. Acceptable shipping or packing materials.

4/ The burn-in must be chosen to: {a} stabilize the device with respect to its performance and degradation rate and {b} assure that only "good," stable devices that meet the reliability and quality requirements can successfully pass the burn-in.

5/ In accordance with the applicable device specification.

TABLE 1600-3A. CONFORMANCE INSPECTION (CI) AND PERIODIC INSPECTION (PI) FOR PACKAGED LASER DEVICES

| Subgroup | Test | Standard | Conditions | Sampling | | |
|----------|---|--|---|----------|----|---|
| | | | | LTPD | SS | С |
| 1 | External Visual | MIL-STD-883, Method 2009 | | 20 | 11 | 0 |
| | Electrical at 25°C | 1/ | | 20 | 11 | 0 |
| | Mechanical Shock and/or Acceleration | MIL-STD-883, Method 1002 and/or 2001 | B, (Y1 direction only) or 3000g's, Y1 direction 5/ | 20 | 11 | 0 |
| | Vibration | MIL-STD-883, Method 2007 | 20 Hz - 0.125 G2/Hz 50 Hz - 800 Hz - 0.8 G2/Hz 2000 Hz - 0.125 G2/Hz 3 min in each axis. Attenuation rate shall not increase by more than 0.5 dB/km at 1300 nm. Peak acceleration must be at least 20 g. | 20 | 11 | 0 |
| | Thermal Vacuum | MIL-HDBK-340 | 1/ | 20 | 11 | 0 |
| | Thermal Cycling or Thermal Shock | MIL-STD-883, Method 1010 or 1011 | 1/ 10 cycles 15 cycles | 20 | 11 | 0 |
| | Seal (fine and gross) | MIL-STD-883, Method 1014 | | 20 | 11 | 0 |
| | PIND | MIL-STD-883, Method 2020 | A or B 1/ | 20 | 11 | 0 |
| | End-point electrical | | 1/ | 20 | 11 | 0 |
| | Solderability | MIL-STD-883, Method | Steam aging not required | 20 | 11 | 0 |
| | Fiber Pull | 1/ | 1 kg; 3 times; 5 sec 2 kg; 3 times; 5 sec | 20 | 11 | 0 |
| | Visual examination | MIL-STD-883, Method 2009 | | 20 | 11 | 0 |

Subgroup Test Standard Conditions Sampling LTPD С SS 2 1/ 0 Steady-state life test MIL-STD-883. 20 11 Method 1005 1/ 1/ 0 End-point electrical 20 11 1/ 1/ 0 High temp storage 20 11 Low temp storage 1/ 1/ 20 11 0

TABLE 1600-3A CONFORMANCE INSPECTION (CI) AND PERIODIC INSPECTION (PI) FOR PACKAGED LASER DEVICES (Continued)

1/ In accordance with the applicable device specification.

TABLE 1600-3B. CONFORMANCE INSPECTION (CI) AND PERIODIC INSPECTION (PI) FOR PACKAGED LASER DEVICES

| Radiation | Туре | Standard | Test Levels and Description | LTPD | SS | С |
|--|-----------------------------|---------------------------|---|------|----|---|
| | i ype | Stanuaru | | | 33 | |
| | | IEEE-1393 EIA RS455-49 | After a total ionizing radiation dose of 10kRad(Si) (dose rate of 1300 Rads/min), the fiber attenuation rate shall not increase by more than 20 dB/km at 1300 nm over the attenuation rate due to other effects. The system shall operate when exposed to a proton flux of 105 protons/sq. cm. 1/ | 20 | 11 | 0 |
| Total Radiation Dose per year | Trapped e- and p, heavy ion | IEEE-1156.4 IEEE-1393 | 30 to 200 krad(Si) per year *Special testing required for Military 1/ | 20 | 11 | 0 |
| SEE Rate | Non-Destructive | IEEE-1156.4 | <3x10-3 events per day 1/ | 20 | 11 | 0 |
| SEE Rate | Destructive | IEEE-1156.4 | <3x10-5 events per day 1/ | 20 | 11 | 0 |
| | | IEEE-1156.4 IEEE-1393 | 30 to 200 krad(Si) per year *Special testing required for Military 1/ | 20 | 11 | 0 |

1/ In accordance with the applicable device specification.

TABLE 1600-3C SPECIAL REQUIREMENTS FOR FIBER PIGTAILED AND CONNECTORIZED PACKAGED DEVICES

| Optical Fiber | Description | Standard | Conditions and Requirements | LTPD | SS | С |
|------------------------------------|--|---|---|------|----|---|
| Туре | 1300 nm Graded Index Multimode | IEEE-1393 EIA RS-455-58. EIA RS-455-45. EIA RS-455-55. | 100 ± 3 microns Core 140 ± 2 microns Cladding 170 ± 2 microns Protective Hermetic Coating when required 1/ | 20 | 11 | 0 |
| Performance | | IEEE-1393 EIA RS-455-46 EIA RS-455- 50,Pr.A | Cable lengths up to 200 m Attenuation < 5.0 dB/km at 1300 nm Numerical aperture shall be 0.29 ± 0.01 1/ | 20 | 11 | 0 |
| Dispersion limited bandwidth | | IEEE-1393 EIA RS-455- 30,54 | 400 MHz-Km at 1300 nm 1/ | 20 | 11 | 0 |
| Outgassing | | IEEE-1393 ASTM-E-595 SP-R-0022 | Maximum volatile condensable material content of 0.10 % maximum total mass loss of 1.0 % 1/ | 20 | 11 | 0 |
| Hermeticity | | IEEE-1393 | Fiber hermetically sealed when required. Hermetic coatings shall be 20 ± 5 nm 1/ | 20 | 11 | 0 |
| Tensile Strength | | IEEE-1393 EIA RS-455-31 | Proof-tested tensile strength shall be at least 100,000 psi. 1/ | 20 | 11 | 0 |
| Life Requirements | Attenuation Aging Test 0° C to 110°C, 240 hours | IEEE-1393 MIL-STD-202, method 8 EIA RS-455-31 | Shall not increase by more than 0.5 dB at 1300 nm When returned to ambient temperature, the fiber coatings shall not be cracked or melted. No scratches, nicks, or inclusions in the stripped fibers or residual coating material on the stripped fiber which cannot be easily removed. 1/ | 20 | 11 | 0 |

| Connectors | Description | Standard | Conditions and Requirements | LTPD | SS | С |
|----------------|--|--|--|------|----|---|
| Attenuation | | IEEE-1393 | Maximum of 0.75 dB at 1300 nm 1/ | 20 | 11 | 0 |
| Reflection | | IEEE-1393 | Less than -40 dB 1/ | 20 | 11 | 0 |
| Connector Life | Attenuation & Aging Test 0° C to 110°C, 240 hours | IEEE-1393 MIL-STD-202, method 8 EIA RS-455-31 | Shall not increase by more than 0.25 dB at 1300 nm over losses attributed to the optical fiber or original connection 1/ | 20 | 11 | 0 |

TABLE 1600-3C (Continued)

1/ In accordance with the applicable device specification.

| TEST or MEAS. | PARAMETER | SYMBOL | TEST TEMP. |
|--------------------------|------------------------------------|---|------------------|
| Optical Spectrum | Central or Peak Wavelength | $\lambda_{c} \text{ or } \lambda_{p}$ | room, min., max. |
| | Spectral Width | $\Delta\lambda$ | room, min., max. |
| | Secondary Peaks/ Modes | $\lambda_{\pm 1}, \lambda_{\pm 2}, \dots$ | room, min., max. |
| Light-Current | Threshold Current or | I _{TH} | room, min., max. |
| Curve | Characteristic Temp. | To | room, min., max. |
| | Optical Power @ I _{TH} or | P _{TH} | |
| | Modulation Depth | ΔP_{mod} | |
| | L-I Linearity/Kinks | | room, min. max. |
| | L-I Satur./Slope Eff. | η | room, min., max. |
| | F/R Tracking Ratio | $r_{f/r}$ | room, min., max. |
| Voltage-Current Curve | Forward Voltage | V_{F} | room, min., max. |
| Modulated | Self-Pulsation | — | room |
| Output* | Rise & Fall Times | t _{r,} t _f | room |
| | Turn-on Delay | t _{on} | room |
| Far-Field Pattern | FWHM Angles | $\theta_{ ,} \theta_{\perp}$ | room |

TABLE 1600-4A. TYPICAL ELECTRO/OPTICAL CHARACTERIZATION TESTS FOR LASER DIODES. **

* Measured at the maximum modulation rate.

** Refer to Telcordia GR-468 for test specifics.

| TEST or MEAS. | PARAMETER | SYMBOL | TEST TEMP. |
|----------------------------|---------------------------------|---|-------------------|
| Optical Spectrum | Central or Peak Wavelength | $\lambda_c \operatorname{or} \lambda_p$ | room, min., max. |
| | Spectral Width | Δλ | room, min., max. |
| | Secondary Peaks/ Modes | $\lambda_{\pm 1}, \lambda_{\pm 2}, $ | room, min., max. |
| Light-Current | Threshold Current | I _{TH} | room, min., max. |
| Curve | Optical Power @ I _{TH} | P_{TH} | room, min., max. |
| | L-I Linearity/Kinks | | room, min., max. |
| | L-I Saturation | | room, min., max. |
| | Slope Efficiency | η | room, min., max. |
| Voltage-Current Curve | Forward Voltage | V_F | room, min., max. |
| Modulated | Self-Pulsations | f_{sp} | room, min., max. |
| Output | Modulation Depth | ΔP_{mod} | room, min., max. |
| | Rise & Fall Times | t_{r,t_f} | room |
| | Turn-on Delay | t _{on} | room |
| | Cutoff Frequency | f_c | room |
| Monitor | Dark Current | I_d | room, min., max. |
| Operation | Photocurrent @ Po(max) | I_{ph} | room, min., max. |
| TEC and | TEC Current | I_{TEC} | min., max. |
| Temp.Sensor† | TEC Voltage | V_{TEC} | min., max. |
| | Sensor Resistance/ | V_{TS} | min., max. |
| | Sensor Voltage | | |
| Component | Coupling Efficiency | η_c | room |
| Alignment | F/R Tracking Ratio | r _{f/r} | oper. temp. range |
| | F/R Tracking Error | T _e | oper. temp. range |
| Thermal Characteristics | Thermal Impedance | θ_{JS} | room |

TABLE 1600-4B. TYPICAL ELECTRO/OPTICAL CHARACTERIZATION TESTS FOR LASER MODULES. *

* Refer to Telcordia GR-468 for test specifics.

| TEST or MEAS. | PARAMETER | SYMBOL | TEST TEMP. |
|------------------------|-----------------------------------|--------------------------------|------------------|
| Optical Spectrum | Central or Peak Wavelength | $\lambda_{c} or \lambda_{p}$ | room, min., max. |
| | Spectral Width | Δλ | room, min., max. |
| Light-Current Curve | Optical Power @ I _{op} * | P _{op} | room, min., max. |
| Modulated | Rise & Fall Times | t _{r,} t _f | room |
| Output | Turn-on Delay | t _{on} | room |

TABLE 1600-4C. TYPICAL ELECTRO/OPTICAL CHARACTERIZATION TESTS FOR LEDS. **

* The L-I curve of Edge-Emitting LEDs (ELEDs) should be checked for two additional concerns. They are: [a] lasing threshold, which might occur at low temperatures, and [b] super luminescence.

** Refer to Telcordia GR-468 for test specifics.

TABLE 1600-4D. TYPICAL ELECTRO/OPTICAL CHARACTERIZATION TESTS FOR PHOTODIODES. **

| TEST or MEASUREMENT | PARAMETER | SYMBOL | TEST TEMP. |
|---------------------------|-------------------------|-----------------|---------------------------|
| Optical Response | Responsivity | R | room temp. |
| | Quantum Effic. | ηQ | room |
| | Linearity | - | room |
| | Gain* | G | room, min., max. |
| Electrical Performance | Dark Current | I _d | entire operating range |
| | Capacitance | С | room |
| | Cutoff Frequency | f _c | room |
| | Breakdown Voltage | V _{br} | room, min., max. |
| | Excess Noise Factor* | F | room |

*Only for an avalanche photodiode (APD).

** Refer to Telcordia GR-468 for test specifics.

| Sample Size | Test Duration (hours) | Test T _{amb} (°C) | No of observed failures | MTBF @ 85°C (years) | MTBF @ 55°C (years) | MTBF@ 25°C (years) |
|----------------|-----------------------------|-------------------------------|-------------------------------|---------------------------|---------------------------|--------------------------|
| 10 | 2000 | 85 | 0 | 1.0 | 13.9 | 321.8 |
| 20 | 2000 | 85 | 0 | 2.0 | 27.9 | 643.6 |
| 20 | 2000 | 85 | 1 | 1.2 | 16.4 | 379.6 |
| 20 | 5000 | 85 | 0 | 5.0 | 69.7 | 1609.0 |
| 50 | 2000 | 85 | 0 | 5.0 | 69.7 | 1609.0 |

TABLE 1600-5 MTBF CALCULATION EXAMPLE

Using:

$$MTBF = \frac{1}{FR} = \frac{2 \times N \times t \times A_T}{Chi^2(B,c)}$$

Where:

MTBF = Mean Time Before Failure

FR = Failure Rate

- N = Sample Size
- t = Test Duration (Hours)
- A_T = Temperature Acceleration Factor
- B = Upper Confidence Limit
- c = Number of Observed Failures

Where A_T is calculated using:

$$A_T = \exp\left[\frac{Ea}{K} \cdot \left(\frac{1}{T} - \frac{1}{T_{test}}\right)\right]$$

Where:

Ea = Activation Energy

K = Boltzmann's Constant

T = Temperature at which MTBF is calculated

 T_{test} = Temperature at which high temperature operating lifetime test is performed

MECHANICAL PIECE PARTS

1. SCOPE. This section sets forth the procurement and testing requirements for mechanical piece parts, such as screws, bolts, washers, nuts, terminals, lugs etc.

2. APPLICATION. Mechanical piece parts shall be procured in accordance with the requirements contained within this section, the part specification and additional requirements contained in applicable sections of this specification. In the event of conflict between requirements, this specification section takes precedence.

- a. For fasteners ASME FAP-1 shall be used. For terminals A-A-59126 shall be used.
- b. Class 3 screw threaded products shall be procured and tested to the requirements of NASM1515 and NASM1312

3. SPECIAL CONSIDERATIONS.

3.1 <u>Mission and Safety Critical Applications.</u> For these applications the mechanical piece part Original Equipment Manufacturer (OEM) or its authorized franchised distributor shall be required to conduct 100% screening of all nondestructive quality conformance inspection (QCI) requirements specified. All destructive QCI tests and screens shall be performed on a manufacturing lot sample basis as specified. The contractor is responsible for ensuring that the seller has performed all testing required and that the product meets these requirements.

3.2 <u>Application Classification.</u> All applications of mechanical piece parts shall be classified according to the potential impact of the part failure on the system. Classification shall result from the application of Failure Modes, Effects, and Criticality Analysis (FMECA). Two application categories shall be identified and are defined as follows:

3.2.1 <u>Mission or Safety Critical.</u> A mechanical piece part failure may cause severe injury, death, mission degradation, or system loss.

3.2.2 Other. All other failure consequences.

3.3 <u>Critical Items List.</u> All mechanical piece parts used in Mission or Safety Critical Applications shall be included on the critical items list.

3.4 <u>Engineering Drawings.</u> Engineering drawings shall identify "Mission or Safety Critical" mechanical piece part applications in accordance with ASME-Y14.100, ASME-Y14.24, ASME-Y14.35M, and ASME-14.34M, MIL-S-007742 (INACTIVE), and SAE-AS8879. Physical Configuration Audit (PCA) procedures or other government reviews of engineering drawings shall include verification of this requirement.

3.5 <u>Certifications and Test Data.</u> Procurement specifications shall require that copies of all certifications be provided with the mechanical piece parts. For Mission or Safety Critical applications, copies of certifications, chemical analyses, and test data shall be provided with the mechanical piece parts.

3.6 <u>Manufacturing Lot Procurement.</u> Procurement shall only be from the original manufacturer or its authorized distributor. Combining of more than one manufacturing lot shall not be allowed on the purchase order. Except for Mission or Safety Critical applications hardware, combining is not forbidden at the next storage or assembly level.

3.7 <u>Outgassing</u>. Materials used for self-locking features of fasteners or lubrication shall meet the outgassing requirements of Section 4.

4. QUALITY ASSURANCE. Quality assurance requirements shall be in accordance with the general requirements of Section 4 and the requirements of the applicable military specification. In addition, all metal surfaces shall be analytically verified for the absence of prohibited materials (e.g., pure tin, zinc, or cadmium) for each lot of mechanical piece parts.

Section 1700 MECHANICAL PIECE PARTS

5. REGISTERED PMP

Lubricants and other materials on fasteners is a concern on systems with critical cleaning requirements. Fasteners may require pre-cleaning prior to usage.

5.1 <u>Cold Flow Potential.</u> Materials such as Teflon if used to insulate terminals and lugs, shall be evaluated for cold flow potential in the selected application.

5.2 <u>Lock washers.</u> Lock washers (either split type or star type should not be used as locking devices for space mechanisms. By "biting" into the surface they often damage it and create debris. In addition, their overall effectiveness is poor.

6. PROHIBITED PARTS LIST

Pure tin plating (or greater than 97% tin), cadmium or zinc plating shall not be used.

MATERIALS REQUIREMENTS

1. SCOPE. This section sets forth the common requirements for non-electronic materials. Materials fall into two main categories: Metals and Non-metals.

2. APPLICATION. The selection of all materials for space and launch vehicles shall be made such that the system will operate in the specified environments without maintenance over a specified mission lifetime. Therefore, the selection of suitable materials and appropriate processing methods and protective treatments shall be made such that design allowables are adequate for the system's anticipated worst-case environment.

3. SPECIAL CONSIDERATIONS. All materials used shall meet the outgassing and hazardous property requirements of Section 4, paragraphs 4.1.9 and 4.3.2 of this document, respectively.

4. PROHIBITED MATERIALS LIST

Items plated with cadmium and zinc shall not be used on space flight items. Alloys and brazing materials containing these metals shall not be used without overplating unless analysis demonstrates that in the application sublimation will not occur. These materials shall not be used in test support equipment located within the thermal vacuum chambers:

- a. Lead-free (less than 3% lead) tin coated items whether on external or internal surfaces shall not be used. (See section 4, paragraph 4.3.3)
- b. Alloys or compounds containing mercury
- c. Corrosive (acetic acid evolving) silicone sealants, adhesives, or coatings
- d. All PMP shall be free of Chlorinated Fluorocarbons (CFCs) as mandated by federal or state regulations.
- e. Aluminum alloys with a stress corrosion threshold in any grain direction less than 25 ksi.
- f. Asbestos-containing materials shall not be used
- g. Silicone grease shall not be used as a thermal couplant
- h. PTFE and PFE (Telfon) in applications under pressure in which creep or cold flow will occur.

i.

METALS

1. SCOPE. This section sets forth the common requirements for the use of metals.

2. APPLICATION. MIL-HDBK-5 shall be used as the basic document for defining strength allowables and other mechanical and physical properties for metallic materials. When data is not contained in MIL-HDBK-5, contractor allowables developed in accordance with MIL-HDBK-5 may be used.

- 3. SPECIAL CONSIDERATIONS.
- 3.1 Forgings.

3.1.1 Forging Design. Forgings shall be produced in accordance with SAE-AMS-F-7190 for steel, SAE-AMS-A-22771 or SAE-AMS-QQ-A-367 for aluminum, and MIL-F-83142 (INACTIVE) for titanium. Recognized industrial association or contractor specifications shall be used for alloys not covered by the above specifications. Because mechanical properties are maximized in the direction of material flow during forging, forging techniques shall be used that produce an internal grain flow pattern such that the direction of flow in all stressed areas is essentially parallel to the principal tensile stresses. The grain flow pattern shall be free from reentrant and sharply folded flow lines. After the forging technique, including degree of working, is established, the first production forging shall be sectioned to show the grain flow patterns and to determine mechanical properties and fracture toughness values at control areas. The procedure shall be repeated after any significant change in the forging technique. The information gained from this effort shall be utilized to redesign the forging as necessary. These data, material samples, and results of the tests on redesign, shall be retained by the contractor for the life of the program.

3.1.2 <u>Forging Surfaces.</u> Surfaces of structural forgings in regions identified by analyses as fatigue critical or in regions of major attachment shall be shot peened or placed in compression by other means demonstrated to be equivalent. Those areas of forgings requiring lapped, honed, or polished surface finishes for functional purposes shall be shot peened prior to surface finishing operations.

3.1.3 <u>Residual Stresses</u>. Residual stresses are normally induced into manufactured parts as a result of forging, machining, heat-treating, welding or special metal removal processes. Residual stresses are generally controlled or minimized during the fabrication sequence by special heat treatment such as annealing and stress relieving. Even with in-process controls to minimize the potential buildup of residual stresses, the final production parts will usually contain some residual stresses. These stresses may be harmful in structural applications when the part is subjected to fatigue and loading, additive operation stresses, or corrosive environments. Therefore, residual stresses shall be eliminated or minimized from finished structural parts by appropriate heat treatments and process optimization.

3.2 <u>Stress Corrosion Factors.</u> Some high strength 2000 and 7000 series aluminum alloys and high strength alloy steels are subject to stress corrosion cracking. MFSC-SPEC-522 and the references contained therein shall be used to provide design and material selection guidelines for controlling stress corrosion cracking in all alloys. Alloys and heat treatments, which result in a high resistance to stress corrosion cracking, shall be utilized in all structural, load-carrying applications. Particular emphasis shall be made in the area of design, fabrication and installation of parts to prevent the sustained surface tensile stresses from exceeding the stress corrosion threshold limitations for the particular material and grain-flow orientation. Stress corrosion threshold values are generally determined by actual testing. Stress corrosion can be avoided by incorporating the guidelines for aluminum and steel alloys mentioned in the following sections.

3.3 <u>Castings</u>. Castings shall be classified and inspected in accordance with MIL-STD-2175A. Structural castings shall be procured to guaranteed property, premium quality specifications including MIL-A-21180 AMS 5343, or other document in accordance with the contractor's approved PMP control plan.

3.4 <u>Protective Finishes.</u> The requirements for and application of protective finishes, including cleaning prior to application, shall be in accordance with MSFC-SPEC-250, with the exception of zinc, cadmium, and pure tin finishes which are prohibited. See section 2000.

Section 2100 METALS

3.5 <u>Dissimilar Metals.</u> Use of dissimilar metals in contact, as defined by MIL-STD-889, shall be limited to applications where similar metals cannot be used due to design requirements. When use is unavoidable, metals shall be protected against galvanic corrosion by a method listed in MIL-STD-889. Composite materials containing graphite fibers shall be treated as graphite in MIL-STD-889.

ALUMINUM AND ALUMINUM ALLOYS

1. SCOPE. This section sets forth the common requirements for the use of aluminum and its alloys.

2. APPLICATION. In structural applications requiring the selection of aluminum alloys, maximum use shall be made of those alloys, heat treatments and coatings which minimize susceptibility to general corrosion, pitting, intergranular and stress corrosion and maximize fracture toughness. Aluminum alloys 2020-T6, 7079-T6 and 7178-T6 shall not be used for structural applications. The use of 7075-T6, 2024-T3, -T4 and 2014-T6 sheet (<0.25" thick) material shall only be used provided that short transverse loads (design, fitup, thermal and residual) are below acceptable stress corrosion limits and that proven corrosion protection systems are provided. Other forms of 7075 shall be heat-treated to the -T73 temper.

3. SPECIAL CONSIDERATIONS

3.1 <u>Aluminum Heat Treatment.</u> Heat treatment of aluminum alloy parts shall meet the requirements of MIL-H-6088G. Heat treatments not included in MIL-H-6088 may be used if sufficient test data is available to prove that the specific heat treatment improves the mechanical and/or physical properties of the specific aluminum alloys without altering susceptibility to degradation. This data shall be retained by the contractor and is subject to review.

3.2 <u>Aluminum Forming and Straightening</u>. Forming and straightening operations shall be limited to processes that do not result in stress corrosion sensitivity of the part, or to detrimental residual stresses, or losses in mechanical properties, or fracture toughness on structurally critical parts. The contractor shall maintain controls and data to support the use of the forming and straightening processes. These controls and data are subject to review.

3.3 <u>Stress Corrosion Cracking.</u> Aluminum alloys shall not be used where assembly or assembly-induced stresses are greater than 75% of the stress corrosion threshold for that alloy (including consideration of the grain direction and launch and mission environments).

4. PROHIBITED MATERIALS LIST

- a. Alloys with a stress corrosion threshold in any grain direction less than 25 ksi
- b. Aluminum alloy 5083-H32, where temperature > 150° F
- c. Aluminum alloy 5083-H38, where temperature > 150° F
- d. Aluminum alloy 5086-H34, where temperature > 150° F
- e. Aluminum alloy 5086-H38, where temperature > 150° F
- f. Aluminum alloy 5456-H32, where temperature > 150° F
- g. Aluminum alloy 5456-H38, where temperature > 150° F

BERYLLIUM

1. SCOPE. This section sets forth the common requirements for the use of beryllium and its alloys.

2. APPLICATION. Beryllium and beryllium alloys, such as AIBeMet, shall be restricted to applications in which their properties offer definite performance and cost advantages over other materials. Additionally, beryllium parts shall be tested under simulated service conditions and exhibit mission life, including any expected corrosive environments, prior to Critical Design Review. This restriction applies to alloys with greater than 5 % beryllium.

3. SPECIAL CONSIDERATIONS

3.1 <u>Toxicity.</u> The toxicity of beryllium dust and fumes is a critical problem and minimization of exposure shall be a goal during fabrication, assembly, installation, and usage of beryllium parts.

3.2 <u>Storage</u>. Beryllium products that may generate dust or particles shall be stored in closed containers, which shall only be opened in a controlled environment.

3.3 <u>Design</u>. Design of beryllium parts shall include consideration of its low impact resistance, and notch sensitivity, particularly at low temperatures, and its directional material properties and sensitivity to surface finish requirements.

MAGNESIUM

1. SCOPE. This section sets forth the requirements for the use of magnesium and its alloys.

2. APPLICATION. Magnesium alloys shall not be used for structural applications, in any area subject to wear, abrasion, erosion or where fluid entrapment is possible. Magnesium alloys shall not be used except in areas where exposure to corrosive environments is prevented and protection systems are maintained.

3. SPECIAL CONSIDERATIONS

3.1 <u>Stress Corrosion Cracking.</u> Magnesium and magnesium alloy products shall be treated after forming to avoid stress corrosion cracking.

3.2 <u>Corrosion</u>. Magnesium and magnesium alloy products shall not be used without a corrosion protection system designed for its mission, manufacturing and storage environment.

3.3 <u>Dissimilar Metals</u>. Dissimilar metal protection shall be used regardless of the environmental controls.

MERCURY

1. SCOPE. This section sets forth the requirements for the use of Mercury and Mercuric compounds.

2. APPLICATION. The use of devices containing mercury or mercuric compounds, including temperature-sensing devices, shall be prohibited in space flight structures and subsystems and hardware and their fabrications.

Since mercury and mercuric compounds can cause accelerated stress cracking of aluminum and titanium alloys, their use is prohibited in conjunction with the manufacturing, storage, or use of aluminum or titanium alloys.

STEELS

1. SCOPE. This section sets forth the requirements for the use of steels.

2. APPLICATION. High strength steels heat-treated at or above 200 ksi Ultimate Tensile Strength (UTS) shall not be used unless approved by the PMPCB. These steels are subject to delayed failure mechanisms, such as those caused by contamination elements introduced during fabrication processing. Also, the effect of low temperature on reducing high strength steel toughness and ductility shall be considered in the design and application of these steels.

3. SPECIAL CONSIDERATIONS

3.1 <u>Heat Treatment of Steels.</u> Steel parts shall be heat-treated as specified to meet the requirements of MIL-H-6875H. All high strength steel parts heat-treated at or above 180 ksi UTS shall include appropriate test coupons or specimens, which will accompany the part through the entire fabrication cycle to assure that desired properties are obtained. Heat treatments not included in MIL-H-6875H may be used if test data demonstrates that the heat treatment improves the mechanical and/or physical properties of the specific steel without altering susceptibility to degradation. This data shall be retained by the contractor and made available upon request.

3.2 <u>Drilling and Machining of High Strength Steels.</u> The drilling of holes, including beveling and spot facing, in martensitic steel hardened to 180 ksi UTS or above shall be avoided. When such drilling or machining is unavoidable, carbide tipped tooling and other techniques necessary to avoid formation of untempered martensite shall be used. Microhardness and metallurgical examination of test specimens typical of the part shall be used to determine if martensite areas are formed as a result of drilling or machining operations. The surface roughness of finished holes shall not be greater than 63 RHR, and the ends of the holes shall be deburred by a method which has been demonstrated not to cause untempered martensite. (An etching procedure may be used as an alternate to metallurgical testing to determine the presence of untempered martensite.)

3.3 <u>Grinding of High Strength Steels.</u> Grinding of martensitic steels hardened to 180 ksi UTS and above shall be performed in accordance with MIL-STD-866 (INACTIVE). Grinding of chromium plated martensitic steels hardened to 180 ksi UTS and above shall also be performed in accordance with MIL-STD-866 (INACTIVE).

3.4 Corrosion Resistant steels

3.4.1 <u>Austenitic Stainless Steels.</u> Free machining stainless steels intended for fatigue critical applications shall not be performed. Sulfur or selenium additions improve machinability but lower fatigue life.

3.4.2 <u>Precipitation Hardened Stainless Steels.</u> These steels shall be aged at temperatures not less that 1000°F. Exception is made for castings which may be aged at 935°F ±15°F, fasteners which may be used in the H950 condition and springs which have optimum properties at the CH 900 condition.

3.5 <u>Forming or Straightening of Steel Parts</u>. Procedures and tooling shall be used to minimize warping during heat treatment of steel parts. Steel parts shall be formed or straightened as follows:

- a. Parts hardened up to 165 ksi UTS may be straightened at room temperature.
- b. Parts hardened from 165 to 200 ksi UTS may be straightened at room temperature provided they are given a stress relieving heat treatment subsequent to straightening.
- c. Parts hardened over 200 ksi UTS shall be hot formed or straightened within a temperature range from the tempering temperature to 50°F below the tempering temperature.

3.6 <u>Shot Peening.</u> After final machining, shot peen in accordance with SAE-AMS-S-13165, all surfaces of critical or highly stressed parts which have been heat treated to or above 200 ksi UTS except for rolled threads; inaccessible areas of holes; pneumatic or hydraulic seat contact areas; and thin sections or parts which, after shot peening, violate engineering and functional configuration. Areas requiring lapped, honed, or polished surfaces shall be shot peened prior to finishing.

Section 2150 STEELS

3.7 <u>Stress Corrosion Cracking.</u> The assembly stresses of low alloy steel heat treated above 200 ksi UTS shall not exceed the stress corrosion threshold limitation for the particular material and grain-flow orientation.

3.8 Low Alloy High Strength Steel Corrosion Prevention. All low alloy, high strength steel parts heat treated at 180 ksi UTS and above, including fasteners, require corrosion preventative metallic coatings by a process that is nonembrittling to the alloy/heat treatment combination.

TITANIUM

1. SCOPE. This section sets forth the requirements for the use of titanium and its alloys.

2. APPLICATION. Titanium sheet and plate stock shall be procured to meet the requirements of SAE-AMS-T-9046, as supplemented by contractor specifications, drawing notes or other approved documents which reflect the quality properties and processing to provide material suitable for its intended use. All titanium extruded bars, rods or special shaped sections shall be procured from the titanium Original Equipment Manufacturer (OEM), or its franchised distributor to meet the requirements of MIL-T-81556. The procurement may be supplemented by such contractor documents as necessary to assure that the metallurgical and structural properties required to meet the reliability and durability requirements of the system are met. Heat treatment of titanium and titanium alloy products shall be in accordance with MSFC-SPEC-469. For titanium alloy products not covered in MSFC-SPEC-469, heat treatment shall be in accordance with SAE-AMS-H-81200, as specified by contractor specifications.

3. SPECIAL CONSIDERATIONS

3.1 <u>Hardenability.</u> Titanium alloys have limited hardenability with section size and shall not be used in sections which exceed their specified limits. The surfaces of titanium parts shall be machined or chemically milled to eliminate all contaminated zones formed during processing.

3.2 <u>Titanium Forgings.</u> All titanium bar and forging stock shall be procured in accordance with the requirements of MIL-T-9047, supplemented by contractor documents as necessary to assure the metallurgical and structural properties required to meet the reliability and durability requirements of the system.

3.3 <u>Titanium Contamination.</u> Care shall be exercised to ensure that cleaning fluids and other chemicals used on titanium are not detrimental to performance. Materials that can induce stress corrosion, hydrogen embrittlement, or reduce fracture toughness include:

- a. Hydrochloric Acid
- b. Silver
- c. Halogenated solvents
- d. Methyl Alcohol
- e. Mercury
- f. Mercuric Compounds
- g. Trichloroethylene/Trichloroethane
- h. Carbon Tetrachloride
- i. Halogenated Cutting Oils
- j. Halogenated Hydrocarbons
- k. Cadmium or silver plated clamps, tools, fixtures or jigs
- I. Use of any of these materials on or with titanium or in its manufacturing shall be prohibited.

3.4 <u>Fretting of Titanium</u> Components manufactured with titanium and titanium alloys shall be designed to prevent fretting.

3.5 Titanium Corrosion Considerations.

3.5.1 <u>Surface considerations.</u> The surfaces of titanium and titanium alloy mill products shall be 100 percent machined, chemically milled or pickled to a sufficient depth to remove all contaminated zones and layers formed while the material was at elevated temperature. This includes contamination as a result of mill processing, heat-treating and elevated temperature forming operations.

Section 2160 TITANIUM

3.5.2 <u>Special Considerations.</u> Titanium parts shall not be cadmium or silver plated. Cadmium or silver plated clamps, tools, fixtures and jigs shall not be used for fabrication or assembly of titanium and titanium alloy components or structures.

OTHER METALS

1. SCOPE. This section sets forth the requirements for the use of metals not otherwise specified in this document.

2. APPLICATION. Other metals, such as nickel and copper and their alloys, which have common heritage in aerospace applications, may be used. Other metals and alloys without this heritage shall not be used unless the contractor performs and maintains a design trade study/testing that (1) demonstrates the desirability over commonly used materials, and (2) clearly demonstrates that no additional reliability risks or hazards, such as specified in paragraph 4.3, will be incurred by using these uncommon materials.

3. SPECIAL CONSIDERATIONS

3.1 <u>Stress Corrosion Cracking.</u> For those metals and alloys which have no available stress corrosion data, documented use history, or are not covered in MIL-HDBK-5, the contractor shall develop and use threshold values comparable to those listed for other alloys based on the ability to withstand exposure to alternate immersion tests in 3.5 percent sodium chloride solutions in water for 180 days without cracking, where cracking is defined as detectable by Class AA ultrasonic inspection per MIL-STD 2154, or for 30 days without cracking, where cracking is defined as detectable detectable defects identified by cross-sectioning and metallographic examination at 200 times magnification, minimum.

NONMETALS

1. SCOPE. This section sets forth the common requirements for the use of nonmetallic materials.

2. APPLICATION. Nonmetallic materials shall be selected and qualified for each application. The rationale and qualification data shall be maintained and available for review. The consideration of the following, as a minimum shall be evaluated:

- a. Design engineering properties
- b. Application operational requirements
- c. Compatibility with other materials used
- d. Material hazards and restrictions specified in Section 4
- e. Environmental and health restrictions mandated by applicable federal, state and local regulations

2.1 <u>Composition and Processing</u>. Specifications for composition and processing shall be used to ensure a product that is reproducible and meets all physical, chemical, and mechanical requirements of the intended application.

2.2 <u>Compatibility</u>. Nonmetallic materials shall be evaluated and tested or documented on the basis of detailed history for compatibility with temperature, pressure, radiation and fluid or gas environments. Tests for compatibility with hazardous fluids and gases such as oxygen or hydrogen must consider energy sources available in the proposed application that could initiate adverse reactions.

2.3 Outgassing. All nonmetals shall meet the outgassing requirements of section 4.1.3.

3. SPECIAL CONSIDERATIONS

3.1 <u>Chlorinated Fluorocarbons (CFCs).</u> All PMP shall be free of CFCs as mandated by federal or state regulations.

3.2 <u>Shelf-Life Limitations.</u> Many nonmetallic flight materials have a shelf life specified by the manufacturer. The PMPCB defined shelf life control program shall control all flight materials as specified. This program shall define what materials may have the shelf life extended and the justification and testing necessary to extend the shelf life.

3.3 Nylon. Some materials such as nylon may pass the outgassing testing but absorb water quickly from the air.

3.4 <u>Nonmetallic Materials.</u> Some nonmetallic materials such as PTFE (Teflon) will creep or cold flow under pressure, or degrade in radiation environments. These materials shall not be used in these applications.

ELASTOMERS

1. SCOPE. This section sets forth the general and specific requirements for the use of Cured Elastomers, Noncured Elastomers, and Silicone Elastomers.

2. APPLICATION. Elastomeric components shall be hydrolytically stable, not subject to reversion, and possess resistance to aging, low temperature, ozone, heat aging, working fluids, lubricants and propellants for the system for the mission life, manufacturing and storage life for which they are designed. Elastomeric materials in contact with hydrazine shall be prohibited.

3. SPECIAL CONSIDERATIONS

3.1 <u>Cured Elastomers.</u> Cured elastomers that are age sensitive, such as o-rings or hoses, shall be controlled by AS1933 and SAE-ARP5316. All cured elastomeric materials shall be cure dated either on the item itself or on the packaging. A policy of first in, first out shall be maintained. Cured elastomeric materials shall be protected from sunlight, fuel, oil, water, dust and ozone. A maximum storage temperature 37.8°C (100°F) is recommended; the maximum storage temperature shall not exceed 51.7°C (125°F).

3.2 <u>Non-cured Elastomers.</u> Materials that are procured in non-cured state such as sealants and potting compounds shall be held in controlled temperature storage not to exceed 26.7°C (80°F). Some specific materials require storage at reduced temperatures and should be stored as recommended by the manufacturer. Adequate storage times shall be set up and those times maintained. A first in, first out policy shall be maintained. Overage materials may be used if testing demonstrates acceptable materials properties as defined in the PMBCB approved shelf-life control plan.

3.3 <u>Silicone Elastomers.</u> Some one-part silicone products including commercial adhesives/sealants, as well as those meeting the requirements of MIL-S-46106, give off acetic acid during cure. These materials can cause corrosion to copper, aluminum and steel. These materials are prohibited.

FOAMED PLASTICS

1. SCOPE. This section sets forth the requirements for the use of foamed plastics.

2. APPLICATION

2.1 Hydrolytic Stability. Foamed plastics used shall be hydrolytically stable and shall not be subject to reversion.

2.2 <u>Application</u>. Foamed plastics shall be applied in a manner, which prevents damage to fragile components or exerts damage to adjacent surfaces. Testing or analysis shall be done and be available for review which demonstrates that the foamed plastics meet these requirements in their intended application.

2.3 <u>Outgassing and Flammability</u>. Only a few foamed plastics meet outgassing and flammability requirements. Often such materials require baking at elevated temperatures to reduce outgassing to acceptable levels. Nevertheless, all foamed plastics shall comply with the outgassing requirements of section 4.1.3.

3. SPECIAL CONSIDERATIONS. Foam plastics shall not be used for metal skin reinforcement, or as a core material in sandwich structural components. Foam plastics may be used in plastic sandwich parts, or as low density filler putties or syntactic foam.

LUBRICANTS

1. SCOPE. This section sets forth the general requirements for the use of lubricants.

2. APPLICATION. NASA SP-8063 shall be used as a guide in the design and application of lubricants for space flight systems and components.

3. SPECIAL CONSIDERATIONS

3.1 <u>Application Documents.</u> Application documents for dry film lubricants shall define surface finish requirements for surfaces to be coated. The use of film lubricants is recommended for applications requiring minimum levels of friction, maximum life, and maximum load-bearing capability.

3.2 <u>Lubricant.</u> Selection of a lubricant requires evaluation of life cycles, including installation, test, and utilization, as well as design margin. This rationale shall be documented and available for review.

Lubricants shall comply with the outgassing requirements of section 4.1.3.

ADHESIVES, SEALANTS, COATINGS, & ENCAPSULANTS

1. SCOPE. This section sets forth the requirements for the use of adhesives, sealants, coatings and encapsulants.

2. APPLICATION

2.1 <u>Adhesives.</u> Adhesives for general use shall be qualified to MIL-A-46146. Adhesives for structural applications shall be qualified to MIL-HDBK-83377 for the specific materials to be bonded.

2.2 Couplants. Silicone grease shall not be used as a thermal couplant.

2.3 Coatings. Conformal coatings shall be qualified to IPC-CC-830, or MIL-I-46058C (7)

2.4 <u>Encapsulants.</u> Materials and processes used to encase components and assemblies in plastic or elastomeric resins for electrical insulation, protection from environmental conditions, and protection from mechanical damage shall be qualified by component or assembly-level testing or past space experience under equivalent or more severe thermomechanical and radiation stresses.

All materials shall meet the outgassing requirements of Section 4, paragraph 4.1.9.

2.5 <u>Cleaning Prior to Application</u>. All processes involving these materials require careful surface preparation to ensure adequate adhesion. Each qualified material shall be associated with one or more documents describing its application and usage. Each application document shall detail the specific cleaning procedure for all surfaces to be coated or bonded and a maximum time period between surface preparation and bonding or coating, after which surfaces shall be reprocessed. Materials covered by this section shall be qualified with the specific surface preparation procedure described.

3. SPECIAL CONSIDERATIONS

3.1 <u>Glass Transition Temperature.</u> The secondary or glass transition temperature of silicone-based adhesives or sealants subjected to application to cryogenic temperatures during test or usage shall be a minimum of 30°F lower than the usage qualification temperature.

3.2 <u>Processing Requirements.</u> Processing requirements for encapsulation shall include as a minimum the following: surface preparation or cleaning, resin or elastomer preparation, processing temperatures (including exothermic heat of reaction), shrinkage during cure, and rework.

4. PROHIBITED MATERIAL

4.1 Asbestos. Asbestos-containing materials shall not be used.

COMPOSITES

1. SCOPE. This section sets forth the general requirements for the use of composites and the specific requirements for the use of advanced composites, metal matrix composites, and conventional composites.

2. APPLICATION. Composite materials are material systems made up of more than one constituent, usually a strong stiff fiber and a relatively weak soft binder. For the purposes of this document, composite materials are divided into three broad categories, these being conventional composites, advanced composites and metal matrix composites. Conventional composites are fiberglass reinforced organic resins. Advanced composites are organic resins reinforced with high strength, high stiffness fibers such as aramid boron or carbon. Metal matrix composites are fiber, whisker or particulate reinforced metals. Selection of materials and processes for composites composites shall consider all aspects of the intended application. These aspects include: service environment, system requirements, structural and functional requirements, electrical or dielectric requirements, serviceability, manufacturability and repairability.

3. SPECIAL CONSIDERATIONS

3.1 <u>Advanced Composites.</u> Advanced composites consist of an organic matrix reinforced by high modulus and/or high strength fibers. The fiber reinforcement takes the form of continual unidirectional filaments (tape), woven fabric (cloth), chopped fibers etc. The fiber materials are boron, carbon, aromatic polyamide etc. Guidance in the processing and production of advanced composite materials can be found in the 436124L DOD/NASA Structural Composites Fabrication Guide. Guidance in the effective utilization of advanced composite materials and design concepts in aerospace structures can be found in the 436125L DOD/NASA Advanced Composites Design Guide, Vol I - Vol IV.

3.2 <u>Metal Matrix Composites.</u> In a metal matrix composite, the metal serves the same purpose as the organic binder of an organic matrix composite. Aluminum, magnesium and titanium alloys are common metal matrices.

3.3 <u>Conventional Composites.</u> Glass fiber reinforced plastic parts shall be designed using the guidelines of MIL-HDBK-17.

GLASSES AND CERAMICS

1. SCOPE. This section sets forth the general requirements for the uses of glasses and ceramics as structural elements.

2. APPLICATION

2.1 <u>Limitations on Material Use</u>. Glasses and ceramics are limited in their use as structural elements due to their brittleness at ambient temperatures and lack of suitable nondestructive inspection techniques to ensure adequate strength and fracture resistance for specific stress and environmental conditions. Mechanical properties and fracture toughness information, as well as a plan to ensure adequate quality, are thus mandatory to demonstrate ability to use these materials.

3. SPECIAL CONSIDERATIONS

3.1 <u>Materials Design Information</u>. There is no central source of materials design on glasses and ceramics similar to MIL-HDBK-5 for metals. The following sources of information are useful:

- a. Larsen, D.C., J.W. Adams, and S.A. Bortz, "Survey of Potential Data for Design Allowable MIL-Handbook Utilization for Structural Silicon-Based Ceramics," prepared by IIT Research Institute, Materials and Manufacturing Technology Division, Chicago, IL 60616, December 1981, Final Report in Contract No. DAAG 46-79-C-0078.
- b. Touloukian, Y.S., R.W. Powell, C.Y. Ho, and P.G. Klemens, "Thermophysical Properties of Matter the TPRC Data Series," Volumes 2,5,8,9,11, and 13, IFI/Plenum, New York-Washington 1970.
- c. Lynch, J.F., C.G. Ruderer, and W.H. Duckworth, "Engineering Properties of Selected Ceramic Materials," published and distributed by the American Ceramic Society, Inc., 4055 N. High Street, Columbus, Ohio 43214, 1966.
- d. Bradt, R.C., D.P.H. Hasselman, and F.F. Lange, "Fracture Mechanics of Ceramics," Volumes 1-6, Plenum Press, New York-London 1974 (Volumes 1 and 2), 1978 (Volumes 3 and 4), 1983 (Volumes 5 and 6).

SANDWICH ASSEMBLIES

1. SCOPE. This section sets forth the requirements for the use of Sandwich Assemblies.

2. APPLICATION. All sandwich assemblies shall be vented and designed to prevent entrance and entrapment of water or other contaminants in the core structure. Sandwich assemblies shall satisfy the requirements of MIL-HDBK-23 and be tested in accordance with SAE-AMS-STD-401. Aluminum honeycomb core sandwich assemblies shall use MIL-C-7438 perforated core. Non-metallic cores may be used in structural applications where technically advantageous, but shall meet the requirement of 3.1.

3. SPECIAL CONSIDERATIONS

3.1 <u>Nonmetallic Sandwich Assemblies</u>. Nonmetallic structural sandwich assemblies shall be qualified for specific applications by passing a test program subjecting them to anticipated worst-case environments including mission, and ground testing.

PROCESSES

1. SCOPE. This section sets forth the common requirements for use of processes.

2. APPLICATION. Processing specifications herein represent minimum standards of quality required for space and launch vehicles and associated hardware. In most instances, manufacturing, installation, and inspection processes are controlled by contractor specifications. The use of these specifications is encouraged provided that the minimum standards of quality and quality assurance required by the appropriate contractual specifications is achieved.

3. SPECIAL CONSIDERATIONS

3.1 <u>Corrosion Considerations</u>. Precautions shall be taken during manufacturing, testing, and installation operations to maintain corrosion prevention requirements and environment control to prevent the introduction of contamination, corrosion, or corrosive elements.

3.2 <u>Statistical Process Control.</u> Process quality controls shall be maintained through a formal, documented, statistical process control program meeting the requirements of EIA-557.

3.3 <u>Process Records.</u> Written or computerized process records that demonstrate successful application and completion of all required processes and related quality assurance requirements shall be maintained for the life of the program. Certifications of compliance are not acceptable proofs without associated results of analyses or documentation showing successful processing or testing.

3.4 <u>Cleaning and Storage.</u> All materials, parts, and assemblies that have been subjected to processing shall be appropriately cleaned and maintained in a cleaned state prior to the next process, test, use, or installation. Where appropriate, verification of appropriate levels of cleanliness and freedom from contamination shall be required.

ADHESIVE BONDING

- 1. SCOPE. This section sets forth the requirements for the use of adhesive bonding.
- 2. APPLICATION. Structural bonding shall meet the requirements of MIL-HDBK-83377.
- 3. SPECIAL CONSIDERATIONS.

Bonding of structural components, except for high temperature nozzle bonds, shall be tested under simulated service conditions using tag-end test specimens whenever possible to demonstrate that the materials and processes selected will provide the desired properties for the entire life of the component. When thermal cycle testing is required, the rate of temperature change shall not exceed the expected rate of temperature change in service. Hardware qualifications and acceptance tests plus lap shear witness coupons processed concurrently using the same material cleaning method and cure cycles can be used in lieu of tag-end test specimens. As a minimum, structural bonds shall require lap shear witness coupons processed concurrently using the same material cleaning method and cure cycles.

WELDING

1. SCOPE. This section details the general requirements for the use of welding operations and the specific requirements for weld rework and weld filler material.

2. APPLICATION. Resistance welding of electronic circuit modules shall meet the requirements of MIL-W-8939A. Training and certification of personnel and machine qualification are required. The design and selection of parent materials and weld methods shall be based on consideration of the weldments, including adjacent heat affected zones, as they affect operational capability of the parts concerned. Welding procedures and supplies shall be selected to provide the required weld quality, minimum weld energy input, and protection of heated metal from contaminants. The suitability of the equipment processes, welding supplies and supplementary treatments selected shall be demonstrated through qualification testing of welded specimens representing the materials and joint configuration of production parts. As a minimum requirement, welding operators shall be qualified in accordance with SAE-AMS-STD-1595. In addition, the contractor shall provide the necessary training and qualification requirements to certify each operator and the applicable welding equipment for specific welding tasks required of critical spaceflight hardware such as pressure vessel weldments, tubing weldments, and other primary structural components.

3. SPECIAL CONSIDERATIONS

3.1 <u>Weld Filler Material.</u> Weld rod or wire used as filler metal on structural parts shall be fully certified and documented for composition, type, heat number, manufacturer, supplier etc., as required to provide positive traceability to the end use item. In addition, qualitative analysis and nondestructive testing shall be conducted on segments of each filler rod or wire as necessary to assure that the correct filler metal is used on each critical welding task. Quantitative analyses of weld filler metal on a lot-by-lot basis will be considered acceptable, provided that each structural weldment is subjected to simulated service testing or proof loading prior to acceptance.

3.2 <u>Weld Rework.</u> Weld rework shall be minimized by discriminating selection of acceptable methods, procedures and specifications developed by the contractor. Weld rework is limited to the rework of welding defects in a production weld as revealed by inspection. Weld rework does not include the correction of dimensional deficiencies by weld buildup or "buttering" of parts in areas where the design did not provide for a welded joint. All weld rework shall be fully documented. Documentation as a minimum shall include weld procedures and schedules, location of the rework, nature of the problem and appropriate inspection and qualification requirements for acceptance. The quality of reworked welds shall be confirmed by 100 percent inspection of both surface and subsurface, using visual, dimensional and nondestructive techniques. Rework of welds in high performance or critical parts shall not be permitted.

BRAZING

1. SCOPE. This section sets forth the requirements for brazing operations.

2. APPLICATION

2.1 General brazing shall meet the following requirements

2.1.1 <u>AWS-C3.4, AWS-C3.5, AWS-C3.6 and AWS-C3.7</u> Metals not covered by AWS-C3.4, AWS-C3.5, AWS-C3.6 and AWS-C3.7 shall not be brazed. Resistance and dip brazing shall meet the requirements of Mil-B-7883. Fusion welding operations in the vicinity of brazed joints or other operations involving high temperatures, which may affect the brazed joint, are prohibited. Brazed joints shall be designed for shear loading and shall not be used to provide strength in tension for structural parts. Allowable shear strength and design limitations shall conform to those specified in MIL-HDBK-5.

3. SPECIAL CONSIDERATIONS. None

4. PROHIBITED MATERIALS LIST. All metals not listed in AWS-C3.4, AWS-C3.5, AWS-C3.6 and AWS-C3.7 or MIL-B-7883 for resistance and dip brazing.

Cadmium and zinc braze fillers, if used, shall be handled to preclude the material hazards in paragraph 4.3.2.

Cadmium and zinc braze fillers and alloys that are not plated as to preclude the material hazards in paragraph 4.3.2.

FASTENER INSTALLATION

1. SCOPE. This section sets forth the requirements for the use and installation of fasteners.

2. APPLICATION. The installation of mechanical fasteners and associated parts, including cleaning prior to installation and application of protective finishes, shall meet the requirements of MSFC-SPEC-250 or MIL-STD-403 as appropriate.

3. SPECIAL CONSIDERATIONS. Zinc and/or Cadmium platings/coatings are prohibited materials and shall not be used on space flight hardware or in thermal vacuum chambers. Pure (greater than 97%) tin plating/coating on space flight hardware or in thermal vacuum chambers is prohibited (see section 4, paragraph 4.3.3).

Lubrication on fasteners, corrosion inhibiting materials or locking materials shall meet the outgassing requirements of section 4.1.9. Non-compliant materials shall be removed prior to installation.

PRINTED CIRCUIT ASSEMBLY

1. SCOPE. This section sets forth the requirements for printed circuit assemblies.

2. APPLICATION

2.1 <u>Rigid Printed Circuit Assemblies.</u> Rigid printed circuit assemblies shall be designed in accordance with IPC-2221 Class 3 and IPC 2222 Class 3.

2.2 <u>Flexible Printed Circuit Assemblies</u>. Flexible printed circuit assemblies shall be designed in accordance with IPC-2221 Class 3 and IPC-2223 Class 3.

2.3 <u>RF (microwave) Printed Circuit Assemblies.</u> RF printed circuit assemblies shall be designed in accordance with IPC-2221 Class 3 and IPC-2252 Class 3.

2.4 <u>Installation, mounting and component filleting/bonding.</u> Installation, mounting and component filleting/bonding shall be as approved by the PMPCB, and in accordance with J-STD 001 with Space Applications Addendum J-STD-001S or NASA STD-8739.3 for general soldering, NASA STD-8739.2 for surface mounting, and NASA STD-8739.1 for bonding and filleting. Materials shall meet the requirements of Section 2240.

2.5 <u>Sleeving.</u> Fragile (i.e. glass) parts shall be fitted with sleeving or buffer coat to prevent damage when coated with epoxy or other rigid conformal coatings or encapsulates. Each material shall be evaluated for the particular application and operational environment.

2.6 <u>Hermetic Seals.</u> Hermetically sealed devices susceptible to damage during lead formation (i.e. device leads sealed with glass or ceramic) shall be identified, formed with a controlled process, and gross and fine hermetic leak tested on a 100% basis after lead formation.

2.7 <u>Soldering</u>. Soldering shall be per J-STD 001 Class 3 with Space Applications Addendum J-STD-001S or NASA STD-8739.3 for general soldering, and NASA STD-8739.2 for surface mounting. Mounting and soldering configurations not addressed in these standards shall be qualified for the life and environments of the mission by testing, with the end product requirements documented. Use of these configurations requires customer approval. Heat sensitive components, such as fuses, shall be protected by heat sinks or other means.

2.8 <u>Terminal Soldering</u>. Step-soldering with a high temperature solder conforming to J-STD-006 shall be used when it is necessary to solder terminals to the printed circuit board.

2.9 <u>Solder in the Bend Radius.</u> For through-hole mounted components, the solder in the bend radius shall only be acceptable for axial leaded components with a body diameter of 0.125 inch or less, and with leads formed to a 90° bend.

2.10 <u>Cleanliness Testing</u>. All uncoated printed wiring assemblies (circuit card assemblies) shall be meet the minimum ionic and other contaminants requirements as specified and tested for in accordance with J-STD 001 Class 3 (C22) or NASA STD-8739.3 or NASA STD-8739.2.

2.11 <u>Packaging After Test.</u> To ensure that cleanliness levels are maintained after cleanliness testing, all Printed Wiring Board Assemblies (PWBAs) shall be protected from the environment by packaging or some other comparable means.

2.12 <u>Conformal Coatings</u>. All printed wiring board assemblies shall be conformally coated with materials specified in Section 2240 per J-STD-001 Class 3 Space Applications Addendum J-STD-001S or NASA STD-8739.1, and the following:

Section 3500 PCB ASS'Y

To prevent stressing solder joints, a technique of applying conformal coating shall be used to ensure that the coating does not bridge between the printed wiring board surface and the parts or part leads. If this condition occurs, documented analysis or testing shall demonstrate that bridging by the coating does not reduce the reliability of the hardware over its mission life.

The coated assemblies shall exhibit no blisters, cracking, crazing, peeling, wrinkles, measling, or evidence of reversion or corrosion at 3-5X magnification. A pinhole, bubble, or combination thereof, shall not bridge more than 50 percent of the distance between non-common conductors, while maintaining the minimum dielectric spacing. Bridging of greater than 50 percent shall be reworked to meet this requirement.

3. SPECIAL CONSIDERATIONS

3.1 <u>Survival over a mission life.</u> Survival of PWBAs over a mission life depends on the number of thermal cycles, the temperature range of these thermal cycles, and the levels of vibration and pyroshock. The end product requirements and mounting configurations listed in the reference specifications may not be adequate for every environment. Solder joints typically fail from thermal cycling. Vibration and pyroshock typically affect leads, ribbons and components. Analysis and/or life testing shall be performed to demonstrate survival for the intended mission and application.

3.2 <u>Reliability Suspect Design.</u> The use of all LCCCs shall be demonstrated by qualification of assembly and cleaning procedures, and testing of flight like hardware to the mission environments, using flight like production processes. Reliability of rework procedures shall also be demonstrated to meet the mission requirements.

Land grid array components, such as BGAs (Ball Grid Arrays), CCGAs (Ceramic Column Grid Arrays), are considered reliability suspect. Their use shall be demonstrated by qualification of assembly and cleaning procedures, and testing of flight like hardware to the mission environments, using flight like production processes. Reliability of rework procedures shall also be demonstrated to meet the mission requirements.

Barium titinate ceramic chip capacitors, including stacked capacitors, are subject to failure due to thermal shock. Documented assembly and rework procedures shall be developed and qualified in order to prevent inducing damage to these parts due to thermal shock. See Sectioin 216 paragraph 2.3 and 2.4 for precautions with stacked capacitors.

Large leaded devices, such as quad packs, MCM and hybrids, that are not bonded or are improperly bonded will fail in vibration. The typical failure mode is fracturing of leads. Use of improperly chosen bonding and applied staking materials can lead to solder joint fatigue and failure. Analysis or life testing shall be performed to demonstrate survival with margin for the intended mission and application.

Plastic encapsulated microcircuits (PEMs) shall be baked out prior to soldering or rework in accordance with J-STD-020, Revision C, and J-STD-033, Revision E. Encapsulation material and processing may vary from component lot to lot. Glass transition temperature, Environmental resistance of the potting material, and adhesion to the lead frames may vary from component lot to component lot. Glass transition temperature shall be verified for each component lot. Verification of adhesion to the lead material that it is still intact after the soldering and rework process, and that the die is still environmental sealed shall be verified on each lot (date code) of PEMs. In addition, these parts shall require program approval prior to use.

Lead-free solders and finishes: Space systems are particularly vulnerable because of the severe environment and the impossibility of repairing fielded equipment. Lead-free tin platings and solders represent a significant reliability risk in space applications and shall not be used unless there is no other option. In the event that lead-free material is the only option, the contractor shall submit to the acquisition authority (the government procuring agency and the prime PMPCB) their lead-free soldering process description, lead-free tin plating description, and qualification data in the use environments for all lead-free solders and/or lead-free platings for review and approval. Note: For particular applications, the following lead-free solders have been used in space applications and are considered acceptable for the specific applications for which they were qualified: low temperature soldering In52Sn48A (In52A), high temperature soldering Sn96.3AgS.3.7 (Sn96A) and Sn95Sb5 (Sb5).

APPENDIX A

RADIATION HARDNESS ASSURANCE REQUIREMENTS

THIS APPENDIX IS A MANDATORY PART OF THE DOCUMENT

A.1. SCOPE. This Appendix establishes radiation hardness assurance (RHA) requirements for semiconductor parts. The RHA measures prescribed in this appendix are intended to assure operational/survival capabilities of the system in the specified radiation environment. This Appendix also prescribes preferred methodology for carrying out the specified RHA tasks.

These RHA requirements are derived from the system/equipment specification. This specification may require operational and/or survival capabilities, while the system is deployed in a prescribed orbit or radiation environment. Thus, through the process of operability/survivability allocation analysis, it is determined which radiation environments are both operational/survival and which are survival only. This analysis and allocation process results in flow down of operational/survival requirements down to the box, circuit and piece-part level.

This appendix deals with the subset of requirements that apply to piece-parts in a radiation environment, as well as the norms and disciplines that apply to incorporation of these requirements into the hardware design/manufacturing processes.

A.2. REFERENCED DOCUMENTS

- MIL-HDBK-339 Custom Large Scale Integrated Circuits Development and Acquisition for Space Vehicles
- MIL-HDBK-814 Ionizing Dose and Neutron Hardness Assurance Guidelines for Microcircuit and Semiconductor Devices
- MIL-HDBK-815 Dose Rate Hardness Assurance Guidelines
- ASTM F 1892 Standard Guide for Ionizing Radiation (Total Dose) Effects Testing of Semiconductor Devices
- ASTM F 1192 Standard Guide for the Measurement of SEP Induced by Heavy Ion Irradiation of Semiconductor Devices

A.3. ENVIRONMENTS

A.3.1 <u>Radiation Environments.</u> Generally, the system specification defines the orbit where the equipment will be deployed and the models that describe the trapped particle environment, the Galactic Cosmic Ray (GCR) environment and the Solar Flare environment. When man-made (nuclear weapons) radiation environments apply, the system specification would include the models that best describe the threat, as well as the operate/survive/recovery requirements. Using the particular description of these environments (in terms of ionizing dose and/or particle energy-fluences spectra), dose transport codes may be utilized to construct dose-depth curves. These could be used as first cut estimate of the dose and fluence levels that apply inside the spacecraft. As the design evolves, a more accurate mechanical model of the spacecraft can be made and dose at each location can be estimated with greater accuracy. The types of radiation environments include:

Trapped electrons and protons capable of inducing ionization type damage in electronic components. This damage is cumulative and is measured in terms of total ionizing dose (TID) damage. To mitigate its effect in electronic circuits, design margins must be incorporated that will allow circuit nodes to remain functional at end-of-life.

Neutrons (weapons emitted), as well as trapped, solar and GCR protons capable of inducing bulk damage in semiconductor parts. This damage is of cumulative nature, and it is measured in terms of total non-ionizing energy loss (NIEL), or in terms of equivalent 1MeV neutron fluence. To mitigate its effect in electronic circuits, design margins must be incorporated that will allow circuits to remain functional at end-of-life.

Protons and heavy ions of GCR and solar origin capable of inducing transient upset and/or permanent damage in electronic components. This environment is known as Single Event Effects (SEE) and is characterized in terms of LET versus fluence spectra (heavy ions), or in terms of energy versus flux spectra for protons. SEE induced upsets may result in disruption of services (outages). The frequency, duration and method of recovery from outages are generally specified in the dependability and availability requirements for the system. These outage constraints are normally flowed down to the box level and to the part level. SEE induced permanent damage may cause box/system failures and thus erode the reliability of the system. Mitigation measures include judicious part selection and "in circuit" measures (EDAC, TMR, Refresh, etc.)

X-Rays and Gamma-rays capable of inducing prompt dose effects such as upset, latchup and burnout. These effects will cause disruption in functionality. The system requirements document generally specifies minimum upsettability thresholds below which no disruption of functionality is allowed, as well as survival and recovery requirements following an allowable outage. Mitigation measures include judicious part selection, prompt dose shielding as well as in-circuit measures (current limiting).

A.3.2 <u>Radiation Design Margin (R_{DM})</u>. Circuit nodes that are critical to "within specification" performance of the system shall incorporate margins intended to accommodate radiation degradation (as sustained by its semiconductor parts). These design margins shall be derived from, or shall be consistent with degradation limits established for semiconductor parts at a minimum of 2X the in-situ total ionizing dose (TID) level and displacement damage fluence (if displacement damage is applicable). R_{DM} is defined as follows:

R_{DM} = F_{spec} / F_{in-situ}

where

F_{spec} = Specification dose/fluence. This is the fluence and/or dose at which RWLAT is performed. It is also the dose/fluence at which parameter deratings are generated

Fin-situ = In-situ dose and/or fluence

A.4. DESIGN REQUIREMENTS AND CHARACTERIZATION

A.4.1 <u>Neutron/Proton Induced Displacement Damage (DD) and Total Ionizing Dose (TID) Damage.</u> Displacement and TID induced damage cause permanent degradation in performance. For this reason, it is necessary to quantify the magnitude of this degradation as well as to incorporate sufficient design margins in circuits so that they continue to operate during/after receiving full exposure to specified dose. Accordingly, the objective of characterization testing is to measure the radiation induced parameter shift (deltas). The resulting sampling data is then used to generate degradation limits. Degradation limits are used by designers to incorporate circuit margins and to assure circuit nodes will remain operational at end-of-life (EOL)

A.4.2 <u>Part Selection Criteria.</u> To the maximum extent possible, QML/RHA parts that satisfy program radiation requirements shall be selected for use. Use of RHA devices lacking QML hardness validation is permitted so long as procuring activity assumes responsibility for validation of vendor's RHA process. If no suitable RHA part can be found, use of non-RHA devices is permitted if buyer assumes responsibility for radiation verification of flight lots. In all of the above cases, the part specification (SMD, SCD, AID, etc.) shall state radiation performance and survival rating of the part and requirements for validation and verification of same. Also, the part nomenclature shall bear distinctive characters that are indicative of the device's radiation rating.

A.4.2.1 <u>Characterization Test.</u> The capability of each candidate part to operate/survive in each applicable radiation environment, and while satisfying design margin and statistical derating constraints shall be assessed by performing radiation characterization test. Use of recent (generated within last 5 years) data to assess part capability is acceptable so long as this data represents current design. Assessment of successful post radiation performance shall include:

Functional verification of DUT's operational capability at 70% and 130% of anticipated neutron and/or TID rating of the part.

When neutron and TID environments apply, the above functional verification of operational capability must be done on samples that have been exposed to the cumulative effect of both neutron and TID. Neutron exposure shall precede TID. Functional verification may not apply to parameters that exhibit synergistic effects (see below).

<u>Caution</u>: Existing literature [1] indicates that some linear devices exhibit synergistic effects with respect to neutron and subsequent TID exposure. Synergistic effects are present when the neutron exposure that precedes total dose exposure softens (reduces) the effects of total dose. In this case, the cumulative damage caused by the combined effect of neutron plus total dose may be of lesser magnitude than the damage induced solely by either of the two and may lead to overly optimistic assessment of parameter degradation. Whereas there is no explicit requirement (insufficient data exists at this time) to test solely for the purpose of investigating this effect, Original Equipment Manufacturers (OEMs) are asked to check existing data and verify that synergistic effects are not present. If it is found that synergistic effects exist, separate samples must be used for hardness assurance testing with respect to neutron and total ionizing dose in accordance with Paragraph 4.2.2.3.

A.4.2.2 <u>Derivation of Radiation Degradation Limits for TID and/or Neutron</u>. Radiation induced degradation limits shall be derived from sampling data at minimum RDM of 2X. This requirement applies to critical parameters. These are parameters that are entered in circuit node equations that demonstrate satisfactory end-of-life (EOL) performance. Once derived, these radiation degradation limits shall be disseminated to all equipment designers for incorporation in parameter's EOL values and their subsequent use in worst-case analysis.

A.4.2.2.1 <u>Standard Normal Distribution</u>. Standard normal distribution, or log normal distribution (as appropriate) of parameter values may be used for estimates of parameter limits not to be exceeded by a particular fraction of the population. MIL-HDBK-814 provides ample definitions of the variables involved for either process. Unless otherwise defined in the contract, radiation degradation limits shall be set at a minimum 99 percentile cut off line as drawn on the corresponding 90% confidence probability density curve. In the case of standard normal distribution (refer to MIL-HDBK-814 for log-normal distribution), this is represented by the formula:

 $X_R = X_{mean} \pm K_{TL}(99, 90, N)$. S_x (Equation 1a)

Where

X_R = Radiation degradation limit

Xmean = Sample mean over all values of X

 K_{TL} = Multiplying factor denoting the offset from the mean in units of sample sigma. This factor is a function of P, C and N. Tables of K_{TL} values are found in MIL-HDBK-814

P = Percentage of total population exhibiting radiation degradation not exceeding limit of X_R

- C = Confidence level with which population inference is made
- N = Sample size
- S = Sample sigma

A.4.2.2.2 Log Normal Distribution. For the case where log-normal distribution of parameter values among the population is assumed, the above expression is modified:

 $X_R = X_G \cdot exp \pm K_{TL}(P, C, N) \cdot S_{ln(X)}$ (Equation 1b)

Where

X_R = Radiation degradation limit

 X_G = Geometric mean of all X values in the sampling data = $(\Pi X_i)^{1/N}$

 $S_{ln(X)}$ = sample sigma over all values of ln(X)

A.4.2.2.3 <u>Combining Neutron and TID Damage</u>. Hardness assurance testing for each environment, DD and TID could be performed using a different set of radiation samples. When this approach is utilized, the combined neutron and TID degradation factor used in EOL shall be no less than:

 $X_{R} = X_{mTID} + X_{mDD} + K_{TL}[(S_{xTID})^{2} + (S_{xDD})^{2}]^{1/2}$

for the case of standard normal distribution. The first and second terms on the right represent the mean degradation due to TID and DD respectively. The terms in the root sum squares (RSS) represent the standard deviation due to TID and DD respectively. It is assumed that the same number of samples, as well as the same P and C are used for either neutron or TID tests.

The above expression must be modified for the case of log normal distribution:

 $X_{R} = (X_{GTID}). (X_{GDD})exp \pm K_{TL}[(S_{In(XTID)})^{2} + (S_{In(XDD)})^{2}]^{1/2}$

The X_{GTID} and X_{GDD} terms are the geometric means from the TID and DD sampling data. The RSS terms inside the bracket represent the standard deviations.

A.4.2.2.4 <u>Applicability and Exceptions.</u> QML/RHA parts need not have their post radiation limits, as stated in applicable SMD, readjusted to satisfy the above 99/90 constraints. The post radiation limits in the SMD may be used in EOL calculations so long as an explicit delta term representing temperature-induced degradation is included in the calculation of EOL values.

RHA devices lacking QML validation may be derated in similar fashion as QML/RHA devices so long as the procuring activity assumes responsibility for third party validation of the part's RHA process. In this case, validation of the supplier's RHA process must include verification that the procedures for generation of post radiation limits and for radiation acceptance of wafer lots is equivalent to and as effective as those of QML/RHA pedigree

Methodology for generation of degradation limits of non-RHA parts is subject to the above 99/90 derating constraints.

A.4.3 <u>Single Event Effects (SEE) and Prompt Dose.</u> SEE and prompt dose environments are capable of inducing transient (recoverable) upset, and in some cases, catastrophic damage to semiconductor parts. For these motives, the prescribed hardness measures deal with operational, recovery and survival capabilities of circuits and their semiconductor parts. The objective of characterization testing is to measure survivability thresholds as well as susceptibility thresholds to transient upsets, and to determine recovery characteristics. This information is then used by designers to validate system level upsettability, throughout the mission, including survivability and recovery requirements

A.4.3.1 <u>SEE Characterization Test.</u> Part upset rates and part upset/survival threshold data are needed by equipment designers to demonstrate (via SEE Analysis) that system satisfies reliability/availability/dependability requirements. Generally, a system requirements analysis and allocation process translates system-level outage constraints into specific upset rates that apply (flow down) to subsystem, box, circuit and part level. When data indicates that the upset rate of a particular part exceeds allocated constraints, "in-circuit" mitigation measures such as EDAC, TMR, watchdog timer, etc shall be incorporated in the design in order to achieve allocated upset rate. Survival requirements apply to all semiconductor parts that are deemed susceptible to SEE induced catastrophic damage. Upset/recovery constraints may not apply globally, but only to the extent necessary to satisfy system level reliability/dependability/availability requirement as determined via systems requirements analysis and allocation process. To the maximum extent possible, existing SEE upset and survival data may be used. SEE characterization test in accordance with ASTM F-1192 shall be performed when suitable data is not available.

A.4.3.2 <u>Prompt Dose Upset and Survival Characterization Test.</u> Prompt dose upset threshold data, as well as prompt dose survival/recovery data are needed by equipment designers in order to demonstrate (via analysis and box level flash X-ray test) that subsystem, box, circuit, etc., meet operate-thru, survival, circumvention and recovery constraints. Where as survival requirements apply globally to all parts in the equipment, operate thru, circumvention and recovery constraints must be allocated via systems requirements analysis and allocation process. To the extent

necessary to satisfy, demonstrate and validate system level operate thru, survival, circumvention and recovery requirements, prompt dose upset and survival testing of piece parts must be performed when suitable data is not otherwise available. Generally (unless otherwise specified) all prompt dose testing, except for latchup, are considered as engineering level testing. The following details apply:

Upset testing may be done using MIL-STD-883, Methods 1021 (digital parts) and 1023 (linear devices) as a guide.

Survival characterization tests must consider photocurrent burnout threat and cable induced SGEMP currents at interfaces.

A.5. PRODUCTION ACCEPTANCE TEST

A.5.1 <u>Radiation Wafer Lot Acceptance Testing (RWLAT).</u> RWLAT requirements apply to wafer lots of semiconductor parts intended for flight use. For QML/RHA devices, the RWLAT performed in accordance with manufacturer's QML protocol provides sufficient validation of flight lots. For RHA devices lacking QML/RHA validation, supplier's lot-to-lot testing is sufficient so long as the buyer has provided third party validation of the supplier's hardness protocol as specified in Paragraph 40.5 above. For all other cases, including non-RHA devices, RWLAT shall be performed in accordance with Table A-I

When wafer lot traceability is not available, or when radiation samples represent 2 or more wafer lots, it is permissible to perform RWLAT so long as the prescribed sample size for a single lot is doubled (2X) while the K_{TL} multiplier remains the same as for a single lot.

| TEST SEQUENCE NO. | TEST | METHOD | SAMPLE SIZE |
|-------------------|---|---------------------------------|---|
| 1 | Neutron induced displacement damage (DD) | MIL-STD-883/750, Method 1017 | Recommended sample size is 6/wafer lot, plus 1 control sample |
| 2 | Total Ionizing Dose (TID) | MIL-STD-883/750, Method 1019 | Recommended sample size is 6/wafer lot, plus 1 control sample |
| 3 | Prompt Dose Induced Latchup Test (if applicable) | MIL-STD-883, Method 1020 | 10 pieces per wafer lot. Non-QML parts shall be 100% tested |

TABLE A-1.RWLAT METHODS

For test sequences 1 and 2, acceptance of each wafer lot shall be predicated on the sampling statistics (sample mean, sample sigma, geometric mean, etc) for the particular lot under consideration satisfying the constraints of Equations 1a or 1b above (See Paragraph 40.5). For sequence 3, acceptance of the lot shall be based on all samples passing the acceptance criteria in the detailed test specification.

A.5.2 <u>Conditions for exemption from RWLAT</u>. In general, devices that have an R_{DM} of 10X or greater are also exempted from RWLAT, Sequences 1 and/or 2. CMOS devices are exempted from neutron induced displacement damage test (Sequence 1).

ICs that are built using Dielectric Isolation (DI) technology are exempted from Sequence 3, latchup test. Also, QML/RHA devices that incorporate design features to prevent prompt dose induced latchup are exempted from latchup testing so long as the latchup hardness capability and method for verification of same are stated in applicable SMD.

A.5.3 <u>Non-QML/RHA hybrids</u>. The preferred methodology for hardness assurance testing of hybrids and MCMs, Sequences 1 and 2 of Table A-I, consist of testing at the chip component level instead of at the hybrid level. This methodology involves wafer/wafer-lot acceptance testing of component chips with respect to degradation limits used in worst-case analysis of hybrid circuit. For hybrids and MCMs that are of buyer's design, this may not be a problem. However, for vendor's standard product, this worst-case analysis using combined degradation due to radiation, temperature and aging may not exist. For this reason, non-QML/RHA hybrids and MCMs that are vendor's standard product shall not be used unless a worst-case analysis and/or simulation of the hybrid circuit is generated using component chip parameter EOL values. The analysis/simulation must show that the hybrid will operate within specification (may use derated hybrid parameter values) at end-of-life under the combined effect of temperature,

aging and radiation. In this case, RWLAT may be done either at the component chip level, or at the hybrid level using degradation limits consistent with worst case analysis or simulation.Documentation

A.5.4 <u>PMP Hardness Assurance Program Plan.</u> The contractor shall institute and incorporate into the design and manufacturing of the system a Hardness Assurance Program applicable to semiconductor parts in accordance with the requirements of this Appendix, as modified/tailored by SOW and system/subsystem level specification. The contractor shall prepare a Semiconductor Parts Hardness Assurance Program Plan specifying methodology for implementation of the requirements of the semiconductor parts Hardness Assurance Program. The plan shall include a task matrix identifying all survivability and hardness assurance tasks/subtasks, the organizational structure of the parties responsible for carrying out specific tasks, and where they fit with respect to program organizational structure. The matrix shall also identify (as applicable) intended product output of each task, receiver of this output, criteria for closure and method of reporting.

The program plan shall also discuss level of participation of parts hardness assurance responsible parties in Survivability Working Group and PMPCB functions. The plan shall address subcontractor flow down of parts hardness assurance requirements and methodology for validation of radiation hardness processes for non-QML suppliers

The program plan shall also address methodology for ELDRS testing of bipolar linear microcircuits. The program plan shall define methodology for verification/validation of all piece part hardness and survivability requirements.

The plan shall address methodology for hardness assurance of hybrids and MCMs

A.5.5 <u>Test Documentation</u>. Documented test plans/procedures shall be used for all piece part radiation testing for which buyer assumes responsibility. The results of this testing shall be documented in a formal test report. Unless otherwise specified, these test reports shall be made available to the procuring activity upon request.

A.6. MATERIALS SELECTION. Materials shall be selected based on radiation design margin equal to or greater than 10. When no supporting data is available, radiation testing shall be performed to characterize the material. Unacceptable degradation may include outgassing, elongation, embrittlement, and darkening of optical materials. The evaluation should include materials such as elastomers, adhesives, lubricants, coatings and films, propellants, optical and dielectrics.

1/ Jerry L. Gorelick, Ray Ladbury and Lina Kanchawa, "The Effects of Neutron Irradiation on Gamma Sensitivity of Linear Integrated Circuits," IEEE Trans. Nucl. Sci., vol. 5, pp3679-3691, Dec. 2004.

APPENDIX B

RESCREENING/QUALITY CONFORMANCE INSPECTION REQUIREMENTS

B.1. SCOPE. This appendix specifies rescreening requirements for Class B/QML Q microcircuits, JANTXV transistors and diodes, and Class H hybrids.

B.2. APPLICATION. When allowed per contract, the following rescreening and quality conformance inspection requirements shall be applied. These requirements are applicable only to QPL product and only to the product assurance levels specified. All other product assurance levels are unacceptable unless otherwise specified in the contract.

B.3. CLASS B/QML Q MICROCIRUIT UPSCREENING/LOT ACCEPTANCE TESTING. MIL-PRF-38535 microcircuits, Class B/QML Q shall be rescreened and lot acceptance (1/) tested in accordance with Table B-I.

B.4. CLASS H HYBRID UPSCREENING/LOT ACCEPTANCE TESTING. MIL-PRF-38534 hybrids, Class H shall be rescreened and lot acceptance (1/) tested in accordance with Table B-2.

B.5. JANTXV TRANSISTOR AND DIODE UPSCREENING/LOT ACCEPTANCE TESTING. MIL-PRF-19500 transistors and diodes, JANTXV, shall be rescreened and lot acceptance tested (1/) in accordance with Table B-3.

1/ Manufacturer lot acceptance test data in accordance with Tables B-lb, B-2b, and B-3b may be used in lieu of testing if conducted on the flight lot.

TABLE B-1A. MIL-PRF-38535 CLASS B/QML Q MICROCIRCUIT UPSCREENING (TEST 100%), TEST METHODS OF MIL-STD-883

| | SCREEN | METHOD | REQUIREMENTS 1/ |
|----|---|--------|---|
| 1. | Prescreen electricals 3/ & 7/ | 5005 | YLN of 2% 9/ Optional but encouraged. |
| 2. | Particle Impact Noise Detection (PIND) | 2020 | 2/ |
| 3. | Serialization | | 100% |
| 4. | Radiographic | 2012 | |
| 5. | Pre-HTRB electrical parameters 3/ & 7/ | - | Read and record at 25°C |
| 6. | High Temperature Reverse Bias (HTRB) burn-in 6/ & 8/ | 1015 | Test condition A or C, 48 hours minimum at +150°C or the device maximum operating limit, whichever is lower |
| 7. | Post HTRB electricals and deltas 3/ & 7/ | | Read and record at 25°C within 48 hours of removal from bias. Percent Defective Allowable: - First Pass: 5% or 1, whichever is greater 5/ - Second Pass: 3% or 1, whichever is |
| | | | greater 6/ |

| | SCREEN | METHOD | REQUIREMENTS 1/ |
|-----|--|---------|--|
| 8. | Dynamic Burn-in test 8/ | 1015 4/ | 240 hours minimum at +125°C |
| 9. | Post burn-in electrical parameters and deltas 3/ & 7/ | | Read and record at 25°C within 96 hours of removal from bias. Percent Defective Allowable: |
| | | | First Pass: 5% or 1, whichever is greater 5/ |
| 10. | Final Electricals 3/ & 7/ | | All failures must be data logged |
| | Static Tests Subgroups 1, 2, and 3 of Table I, Method 5005 | 5005 | Electrical testing performed at step 9 does not need to be repeated |
| | Dynamic Tests Subgroups 4, 5, and 6, or | 5005 | |
| | Subgroups 7 and 8 of Table B-I, Method 5005 | | |
| | Switching Tests Subgroup 9 of Table B-I, Method 5005 | 5005 | |
| 11. | Seal test | 1014 | Reject criteria per test method |
| | (a) Fine | | |
| | (b) Gross | | |
| 12. | External Visual | 2009 | 100% |

TABLE B-1A. (Continued)

NOTES:

- 1/ Except as stated below, the requirements shall be per Class S of applicable MIL-PRF-38535 detail specifications
- 2/ Test condition A, multiple pass criteria of MIL-STD-883, Method 2020
- 3/ Parameters as called out in MIL-STD-883, Method 5004 for Class S and:
- a. The Class S slash sheet, SMD if released.
- b. The Class B slash sheet, SMD if released.
- c. The most similar Class S family device slash sheet/SMD if there is no detail Class S slash sheet.
- d. The most similar Class B family device slash sheet/SMD if there is no detail Class B slash sheet
- 4/ Test condition as specified in the applicable detailed slash sheet as determined in note 3/ above. Test Conditions A, B, C, and F of Method 1015 shall not apply.
- 5/ The lot may be automatically resubmitted to a second Dynamic Burn-in or HTRB one-time only without the necessity for MRB approval if the PDA does not exceed 20%. A PDA of greater than 20% shall require lot rejection.

- 6/ HTRB shall be performed when specified in the applicable MIL-PRF-38535 detail slash sheet/SMD, as determined in note 3/ above, and for certain MOS, linear, and other Microcircuits where surface sensitivity is of concern.
- 7/ Two correlation samples shall be used to verify functionality of all Automatic Test Equipment (ATE) and bench testing equipment. Correlation units shall be tested prior to any electrical testing. All parameters specified in the applicable detail slash sheet/SMD, as determined in note 3/ above, shall be read and recorded. If correlation units are not available, they may be removed from the lot being processed. Correlation units shall be controlled by the contractor for future upgrade screening.
- 8/ The order in which Dynamic Burn- in and HTRB are performed may be switched at the contractor's option.
- 9/ Perform Group A, subgroups 1 and 7. This test is designed to evaluate lots for continued upscreening or return to the vendor. A yield loss notification (YLN) of 2% should be imposed as a flag for review and disposition.

TABLE B-1B. MIL-PRF-38535 CLASS B/QML Q MICROCIRCUIT LOT ACCEPTANCE TESTING, (SAMPLE AS SPECIFIED), TEST METHODS OF MIL-STD-883

| SUBGROUP | METHOD | REQUIREMENTS 11/ |
|---|------------------------------|---|
| Subgroup 1 (a) Internal water-vapor content 5/ | 1018 | 3 devices sampled with 0 failures or 5 devices sampled with 1 failure 5,000 ppm max water content at 100°C |
| Subgroup 5 (a) Electrical measurements 1/ & 2/ a. Subgroups 1,2, and 3 of Table I, Method 5005 | 5005 | LTPD = 10 over subgroup 5 9/ Read and record |
| (b) Steady state life 4/ & 10/ (c) Electrical measurements and deltas 1/ & 2/ a. Subgroups 1,2, and 3 of Table I, Method 5005 | 1005 5005 | 1000 hours minimum at +125°C Read and record 8/ |
| Subgroup 6 (a) Temp cycling 3/ (b) Constant acceleration 6/ (c) Seal - fine and gross 7/ (d) Electrical measurements 1/, 2/ & 7/ a. Subgroup 1 of Table I, Method 5005 | 1010 2001 1014 5005 | LTPD - 15 over subgroup 6 9/ Condition C, 100 cycles minimum Test condition E, Y1 orientation only Reject criteria per test method Read and record 9/ |

Notes:

1/ Parameters as called out in MIL-STD-88, Method 5005 and:

- a. The Class S slash sheet/SMD if released
- b. The Class B slash sheet/SMD if released
- c. The most similar Class S family dev sheet/SMD if there is no detail Class S slash sheet.
- d. The most similar Class B family dev sheet/SMD if there is no detail Class B slash sheet.

2/ Two correlation samples shall be used to verify functionality of all Automatic Test Equipment (ATE) and bench testing equipment. Correlation units shall be tested prior to any electrical testing. All parameters specified in the

applicable detail slash sheet/SMD, as determined in note 1/ above, shall be read and recorded. Correlation units shall be controlled by the contractor for future upgrade screening.

3/ Temperature cycling may be performed as a part of 100% testing with 10 thermal cycles performed to Test Condition C of MIL-STD-883, Method 1010.

4/ A 340-hour intermittent operating life test per MIL-STD-883, Method 1006, and the applicable slash sheet may be performed in lieu of steady state life.

5/ Internal water-vapor testing may be performed as part of the DPA.

6/ Constant acceleration may be performed as part of 100% testing. If performed as part of 100% testing, constant acceleration shall be performed prior to seal leak testing.

7/ Seal leak and electrical testing need not be performed if thermal cycling and constant acceleration are performed as part of 100% screening.

8/ Life test samples tested at temperatures below the maximum specified junction temperature, meeting all specified acceptance criteria, and not subjected to the destructive testing of Subgroup 1, test (b), Internal Water Vapor and/or Subgroup 6, test (a), Temp cycling may be used in flight hardware with contractor's approved PMP Control Plan.

9/ Reference MIL-PRF-38535, Table B-I for the number of samples required for each specified LTPD. Resubmission of a failed lot shall be permitted one time only. The resubmission sample size shall be the sample size called out in the next lower LTPD for the number of failures experienced during the first submission with zero additional failures or larger sample sizes at the same lower LTPD with total failures between the first and second submission as specified. Parts passing the first test shall not be included in the resubmission sample without contractor's approved PMP Control Plan.

10/ Test condition as specified in the applicable detailed slash sheet as determined in note 1/ above. Test conditions A, B, C, and F of Method 1005 shall not apply.

11/ Post burn-in electrical rejects from the same inspection lot may be used for all subgroups when end-point measurements are not required.

| DPA per MIL-STD-1580B | Double the sample size |
|------------------------------|--|
| Or approved procedure | All anomalies shall be dispositional as acceptable or rejectable |
| Internal water-vapor content | Per MIL-STD-883, Method 1018. 3 devices sampled with 0 failures or 5 devices sampled with 1 failure. 5,000 ppm max water content at 100°C 1/ |

TABLE B-1C. MIL-PRF-38535 CLASS B/QML Q MICROCIRCUIT DESTRUCTIVE PHYSICAL ANALYSIS (DPA)

NOTES:

1/ Internal water-vapor may be performed as part of Lot Acceptance Testing.

TABLE B-2A. MIL-PRF-38534 CLASS H HYBRID UPSCREENING (TEST 100%), TEST METHODS OF MIL-STD-883

| | SCREEN | METHOD | REQUIREMENTS 1/ |
|-----|--|--------|---|
| 1. | Prescreen electricals 3/ & 6/ | 5005 | YLN of 2% 7/ |
| | | | Optional but encouraged. |
| 2. | Particle Impact Noise Detection (PIND) | 2020 | 2/ |
| 3. | Serialization | | 100% |
| 4. | Radiographic | 2012 | 2 views |
| 5. | Pre burn-in electrical parameters 37 & 6/ | | Read and record at 25°C |
| 6. | Burn-in test | 1015 | 320 hours at +125°C |
| 7. | Post burn-in electricals and deltas 3/ & 6/ | | Read and record at 25°C within 96 hours of removal from bias. |
| | | | Percent Defective Allowable: |
| | | | First Pass: 2% or 1, whichever is greater 5/ |
| 8. | Final Electricals 3/ & 6/ | | All failures must be data logged |
| | Static Tests Subgroups 1, 2, and 3 of Table X, Method 5008 | 5008 | Electrical testing performed at step 7 does not need to be repeated |
| | Dynamic Tests Subgroups 4, 5, and 6 of Table X - or -Functional Tests Subgroups 7 and 8 of Table X | 5008 | |
| | Switching Tests Subgroups 9, 10, and 11 of Table X, Method 5008 | 5008 | |
| 9. | Seal test | 1014 | Reject criteria per test method |
| | (a) Fine | | |
| | (b) Gross | | |
| 10. | External Visual | 2009 | 100% |

NOTES:

1/ Except as stated below, the requirements shall be per Class K of applicable MIL-PRF-38534 detail specifications.

2/ Test condition A, multiple pass criteria of MIL-STD-883, Method 2020.

3/ Parameters as called out in MIL-STD-883, Method 5008 for Class K and: a. The Class K slash sheet/SMD if released, b. The Class H slash sheet/SMD if released, c. The most similar Class K family device slash sheet/SMD if there is no detail Class K slash sheet. d. The most similar Class H family device slash sheet/SMD if there is no detail Class H slash sheet.

4/ Test condition as specified in the applicable detailed slash sheet as determined in note 3/ above. Test conditions A, B, C, and F of Method 1015 shall not apply.

5/ The lot may be automatically resubmitted to a second Burn-in onetime only without the necessity, for MRB approval if the PDA does not exceed 10%. A PDA of greater than 10% shall require lot rejection.

6/ Two correlation samples shall be used to verify functionality of all Automatic Test Equipment (ATE) and bench testing equipment. Correlation units shall be tested prior to any electrical testing. All parameters specified in the applicable detail slash sheet/SMD, as determined in note 3/ above, shall be read and recorded. If correlation units are not available, they may be removed from the lot being processed. Correlation units shall be controlled by the contractor for future upgrade screening.

7/ Perform Group A, subgroups 1 and 4. This test is designed to evaluate lots for continued upscreening or return to the vendor. A yield loss notification (YLN) of 2% should be imposed as a flag for review and disposition.

TABLE B-2B. MIL-PRF-38534 CLASS H HYBRID LOT ACCEPTANCE TESTING, (SAMPLE AS SPECIFIED), TEST METHODS OF MIL-STD-883

| SUBGROUP | METHOD | REQUIREMENTS II/ |
|--|--------|---|
| Subgroup 1 | | 3 devices sampled with 0 failures or |
| | | 5 devices sampled with 1 failure |
| (b) Internal water-vapor content 4/ | 1018 | Max water content per MIL-PRF-38534 |
| Subgroup 2 | | 15 devices sampled with zero failures 5/ & 6/ |
| (a) Electrical measurements 1/, 2/ | 5008 | Read and record |
| a. Subgroups 1, 2, and 3 of Table X, Method 5008 | | |
| (b) Steady state life 3/ & 10/ | 1005 | 1000 hours minimum at +125°C |
| (c) Electrical measurements and deltas 1/ & 2/ | 5008 | Read and record 5/ |
| a. Subgroups 1, 2, and 3 of Table X, Method 5008 | | |
| Subgroup 3 | | 15 devices sampled with zero failures 6/ |
| (b) Temp cycling 7/ | 1010 | Condition C, 20 cycles minimum |
| (c) Constant acceleration 8/ | 2001 | Y, orientation only 12/ |
| (d) Seal - fine and gross 9/ | 1014 | Reject criteria per test method |
| (e) Electrical measurements 1/ and 2/ | 5008 | Read and record |
| a. Subgroups 1, 2, and 3 of Table X, Method 5008 | | |

Notes:

1/ Parameters as called out in MIL-STD-883, Method 5008 for Class K and:

- a. The Class K slash sheet/SMD if released.
- b. The Class H slash sheet/SMD if released.
- c. The most similar Class K family device slash sheet/SMD if there is no detail Class K slash sheet.
- d. The most similar Class H family device slash sheet/SMD if there is no detail Class H slash sheet.

2/ Two correlation samples shall be used to verify functionality of all Automatic Test Equipment (ATE) and bench testing equipment. Correlation units shall be tested prior to any electrical testing. All parameters specified in the applicable detail slash sheet, as determined in note 1/ above, shall be read and recorded. If correlation units are not available, they may be removed from the lot being processed. Correlation units shall be controlled by the contractor for future upgrade screening.

3/ A 340-hour intermittent operating life test per MIL-STD-883, Method 1006 and the applicable

4/ Life test samples tested at temperatures below the maximum specified junction temperature, meeting all acceptance criteria, and not subjected to the destructive testing of Subgroup 1, test (b), Internal Water Vapor, and/or Subgroup 3, test (b), Temperature Cycling may be used in flight hardware with contractor's approved PMP Control Plan.

5/ Resubmission of a failed lot shall be permitted one time only using double the sample size with zero failures allowed. Parts passing the first test shall not be included in the resubmission sample without contractor's approved PMP Control Plan.

6/ Temperature cycling may be performed as part of 100% testing with 10 thermal cycles performed to test Condition C of MIL-STD-883, Method 1010.

7/ Constant acceleration may be performed as part of 100% testing with 10 thermal cycles performed to test Condition C of MIL-STD-883, Method 1010.

8/ Seal leak and electrical testing need not be performed if thermal cycling and constant acceleration are performed as part of 100% screening.

9/ Test Condition as specified in the applicable detailed slash sheet as determined in note 1/ above. Test conditions A, B, C, and F of Method 1005 shall not apply.

10/ Post burn-in electrical rejects from the same inspection lot may be used for all subgroups when end-point measurements are not required.

11/ Test condition A of MIL-STD-883, Method 2001

TABLE B-2C. MIL-PRF-38534 CLASS H HYBRID DESTRUCTIVE PHYSICAL ANALYSIS (DPA)

| DPA per MIL-STD-1580B | Double the sample size or approved procedure |
|---------------------------------|--|
| Or approved procedure | All anomalies shall be dispositioned as acceptable or rejectable. |
| Internal water-vapor content 1/ | Per MIL-STD-883, Method 1018. |
| | 3 devices sampled with 0 failures or 5 devices sampled with 1 failure. |
| | 5,000 ppm max water content at 100°C. 1/ |

NOTES:

1/ Internal water-vapor may be performed as part of Lot Acceptance Testing.

TABLE B-3A. MIL-PRF-19500 JANTXV TRANSISTOR AND DIODE UPSCREENING (TEST 100%), TEST METHODS OF MIL-STD-750

| SCREEN | METHOD | REQUIREMENTS 1/ |
|--|--------|---|
| 1. Prescreen electricals 3/ & 9/ | - | YLN of 2% 11/ |
| | | Optional but encouraged. |
| 2. Particle Impact Noise Detection (PIND) 6/ | 2020 | Per MIL-STD-883 2/ |
| 3. Serialization | | 100% |
| 4. Pre HTRB electrical parameters 3/ & 9/ | - | Read and record at 25°C |
| 5. High temperature reverse bias burn –in (HTRB) 10/ &12/ | | 48 hours minimum at +150°C or the device maximum operating temperature, whichever is lower and at minimum applied voltage a follows |
| Reverse bias burn-in (for transistors) | 1039 | Transistor - 80% of rated VCB (bipolar) or VGS (FET and MFET) |
| Reverse bias burn-in (for diodes and rectifiers) | 1038 | Diodes (except zeners of 10 volts or less) and rectifiers - rated < 10 amps at tc > 100°C - 80% at rated vb |
| 6. Interim electricals and deltas 3/ & 9/ | | Read and record at 25°C within 16 hours of removal of bias. |
| | | Percent Defective Allowable: |
| | | First Pass: 5% or 1, whichever is greater 4/ |
| | | Second Pass: 3% or 1, whichever is greater 5/ |
| 7. Power burn-in I0/& 13/ | | 240 hours minimum per the applicable slash sheet |
| Burn-in (for transistors) | 1039 | |
| Burn-in (for diodes and rectifiers) | 1038 | |
| 8. Post burn-in electrical parameters and deltas 3/ & 9/ | - | Read and record at 25°C within 96 hours of removal of bias. |
| | | Percent Defective Allowable: |
| | | First Pass: 5% or 1, whichever is greater 4/ |
| 9. Final electricals 3/ & 9/ | - | All failures must be data logged |
| a. Static Tests Subgroups 2 and 3 of Table III, MIL-PRF-19500 | | Electrical testing performed at step 8 does not need to be repeated. |
| b. Dynamic Tests Subgroups 4 and 7 Table III of MIL-PRF-19500 | | |

| SCREEN | METHOD | REQUIREMENTS 1/ |
|-----------------------------------|--------|---|
| 10. Radiography | 2076 | Optional |
| 11. Seal test (a) Fine 7/ & 8/ | | (a) Test conditions 6 G or H, max leak rate = 5 X 10-6 atm cc/s except 5 X 10^-7 atm cc/s for devices with |
| (b) Gross | | internal cavity > 0.3 cc (b) Test conditions A, C, D, E, or F |
| 12. External Visual | 2071 | 100% |

TABLE B-3A. (Continued)

NOTES:

1/ Except as stated below, the requirements shall be per JANS requirements of the applicable MIL-PRF-19500 detail specifications.

2/ Test condition A, multiple pass criteria of MIL-PRF-19500.

3/ Parameters as called out in MIL-PRF-19500, Table II, JANS Requirements and:

- a. The JANS slash sheet if released.
- b. The JANTXV slash sheet if released.
- c. The most similar JANS family device slash sheet if there is no detail JANS slash sheet.
- d. The most similar JANTXV family device slash sheet if there is no detail JANTXV slash sheet.

4/ The lot may be automatically resubmitted to a second Power Burn-in or HTRB one-time only without the necessity for MRB approval if the PDA does not exceed 20%. A PDA of greater than 20% shall require lot rejection.

5/ A PDA of greater than 3% on the Power Burn-in or HTRB resubmittal shall require lot rejection.

6/ For all devices with an internal cavity.

7/ Omit this test for painted glass diodes.

8/Omit this test for metallurgically bonded, double plug diodes.

9/ Two correlation samples shall be used to verify functionality of all Automatic Test Equipment (ATE) and bench testing equipment. Correlation units shall be tested prior to any electrical testing. All parameters specified in the applicable detail slash sheet, as determined in note 1/ above, shall be read and recorded. If correlation units are not available, they may be removed from the lot being processed. Correlation units shall be controlled by the contractor for future upgrade screening.

10/ The order in which Power Burn-in and HTRB are performed may be switched at the contractor's option.

11/ Perform group A, subgroups 2 and 4. This test is designed to evaluate lots for continued upscreening or return to the vendor. A yield loss notification (YLN) of 2% should be imposed as a flag for review and disposition.

12/ Test Condition A of the appropriate test method shall apply.

13/ Test Condition B of the appropriate test method shall apply.

TABLE B-3B MIL-PRF-19500 JANTXV TRANSISTOR AND DIODE LOT ACCEPTANCE TESTING, (SAMPLE AS SPECIFIED), TEST METHODS OF MIL-STD-750

| SUBGROUP | METHOD | REQUIREMENTS |
|--|--------------------------|---|
| Subgroup 1 | | 3 dev ices sampled with 0 failures or |
| | | 5 devices sampled with 1 failure |
| (a) MIL-PRF-38535, Method 5005 Internal water-vapor content 4/ | 1018 of MIL- STD -883 | On cavity devices only. 5000 ppm max water content at 100°C |
| Subgroup 4 | | LTPD - 5 over subgroup 4 8/ |
| (a) Electrical measurements 1/ & 2/ | | Read and record |
| a. Subgroups 2 and 3 of Table III of MIL- PRF-19500 | | |
| (b) Intermittent Operating Life | 1037 | 340 hours per the applicable slash sheet |
| (c) Electrical measurements and Deltas 1/ & 2/ | | Read and record |
| a. Subgroups 2 and 3 Table III of MIL-PRF- 19500 | | |
| Subgroup 3 | | LTPD = 15 over subgroup 3 8/ |
| (a) Temp cycling 3/ | 1051 | Condition C3, 100 cycles minimum |
| (b) Constant acceleration 5/ & 9/ | 2006 | Y1 orientation only |
| (c) Seal - fine and gross 6/ | 1014 | Reject criteria per test method |
| (d) Electrical measurements 1/, 2/ & 6/ | | Read and record |
| a. Subgroup 2 of Table III of MIL-PRF-19500 | | |

NOTES:

1/ Parameters as called out in MIL-PRF-19500, Table IVa and:

- a. The JANS slash sheet if released.
- b. The JANTXV slash sheet if release.
- c. The most similar JANS family dev sheet, if there is no detail JANS slash sheet.
- d. The most similar JANTXV family de slash sheet, if there is no detail JANTXV slash sheet.

2/ Two correlation samples shall be used to verify functionality of all Automatic Test Equipment (ATE) and bench testing equipment. Correlation units shall be tested prior to any electrical testing. All parameters specified in the applicable detail slash sheet, as determined in note 1/ above, shall be read and recorded. If correlation units are not available, they may be removed from the lot being processed. Correlation units shall be controlled by contractor for future upscreening.

3/ Temperature cycling may be performed as part of 100% testing with 20 thermal cycles performed to test Condition C of MIL-STD-750, Method 1051.

4/ Internal water-vapor may be performed as part of the DPA.

5/ Constant acceleration may be performed as part of 100% screening. If constant acceleration is performed as part of 100% screening, 1t shall be performed prior to seal leak testing.

6/ Seal leak and electrical testing need not be performed if temperature cycling and constant acceleration are performed as part of 100% screening.

7/ Life test samples tested at temperatures below the maximum specified junction temperature, meeting all acceptance criteria, and not submitted to destructive testing of Subgroup 1, test (a), Internal Water Vapor, of Subgroup 3, test (a), Temperature Cycling may be used in flight hardware with contractor's approved PMP Control Plan.

8/ Reference MIL-PRF-19500, Table IX for the number of samples required for each specified LTPD.

9/ Resubmission of a failed lot shall be permitted one time only. The resubmission sample size shall be the sample size called out 1n the next lower LTPD for the number of failures experienced during the first submission with zero additional failures or larger sample sizes at the same lower LTPD with total failures between the first and second submission as specified. Parts passing the first test shall not be included in the resubmission sample without contractor's approved PMP Control Plan. Omit this test for non-cavity devices.

TABLE B-3C. MIL-PRF-19500 JANTXV TRANSISTOR AND DIODE DESTRUCTIVE PHYSICAL ANALYSIS (DPA)

| DPA per MIL-STD-1580 | Double the sample size or approved procedure All anomalies shall be dispositioned as acceptable or rejectable. |
|---------------------------------|---|
| Internal water-vapor content 1/ | Per MIL-STD-883, Method 1018. 3 devices sampled with 0 failures or 5 devices sampled with 1 failure. 5,000 ppm max water content at 100°C |

NOTES:

1/ Internal water-vapor may be performed as part of Lot Acceptance Testing.

APPENDIX C

ALTERNATE QCI TEST/SAMPLING PLAN

C.1. SCOPE. This appendix sets forth the requirements for implementing an alternate Quality Conformance Inspection (QCI) test plan and reduced sample size plan, which may be applied in lieu of the QCI requirements in the detailed device specification.

C.2. APPLICATION. This section may be applied to part acquisitions, which satisfy the criteria defined below. These requirements supersede the detailed requirements specified in the individual part sections.

C.2.1 <u>Supplier</u>. Use of the alternate QCI test/sampling plans specified in paragraph C.2.3.1 of this section may be used under the following conditions:

The product being purchased is manufactured at a supplier with a current QML/QPL certification for similar product and product technology.

The product being purchased is similar in design, materials, and processes to the product listed in the QPL (e.g. die size, die attach, bonding interconnects, etc.).

C.2.2 <u>Product.</u> Use of the alternate QCI test/sampling plans specified in paragraph C.2.3.1 of this section may be used under the following conditions:

The manufacturer has qualified the product in accordance with the qualification requirements of the part general specification. The specimen lot is homogeneous, from a single wafer lot, a single die attach machine, a single wire bonder, and a single package lot.

The contractor has a demonstrated manufacturing history of space quality product of this type.

The contractor has qualification and/or lot acceptance data, which demonstrates the reliability of this technology from this manufacturer.

No test and QCI optimization has occurred.

All product alerts (GIDEP, etc.) applicable to the product in question have been reviewed and dispositioned.

C.2.3 Microcircuits per MIL-PRF-38535.

C.2.3.1 <u>Reduced Group B Sample Size</u>. For space quality microcircuits the requirements of MIL-STD-883, Method 5005 apply. For reduced sample size group B testing, Table C-I may be used as an alternate to Table IIA of Method 5005. When the conditions of paragraph C.2.2 above are followed.

C.2.3.2 <u>Reduced Group D Sample Size</u>. For space quality microcircuits, the requirements of MIL-STD-883, Method 5005 apply. For reduced sample size group D testing, Table C-2 may be used as an alternate to Table IV of Method 5005 when a single package lot is used.

If valid Group D data per MIL-PRF-38535 for similar devices fabricated within 6 months to this lot date code is available, the data may be used as evidence of conformance otherwise use Table C-2.

C.2.4 Diodes and Transistors per MIL-PRF-19500.

C.2.4.1 <u>Reduced Group B Sample Size</u>. For diodes and transistors the requirements of MIL-PRF-19500 apply. For reduced sample size group B testing, use table IVa of MIL-PRF-19500.

If valid Group B data per MIL-PRF-19500 is available for similar devices fabricated within 6 months to this lot date code, only Group C subgroup 6 per table V of MIL-PRF-19500 need be performed.

C.2.4.2 <u>Reduced Group C Sample Size.</u> For diodes and transistors the requirements of MIL-PRF-19500, Table V apply for reduced group C sample size, (see paragraph C.2.2).

If valid Group C data per MIL-PRF-19500 for QPL devices fabricated within 6 month to this lot date code is available, the data may be used as evidence of conformance. The life test per 30.2.1.1 shall still be performed.

| | | QUANTITY 3/ | | | |
|--|-----------------------|----------------------------------|-------------------|--------------|--------------------|
| SUBGROUP AND TEST 1/ | MIL-STD-883 METHOD | USE PARTS FROM PREVIOUS TESTS | UNTEST OF PART | | REJECTS ALLOWED |
| | | | ELEC REJ1/ | ELEC GOOD | |
| Subgroup 1 | | | | | |
| a) Physical Dimensions | 2016 | | 3 | | 0 |
| b) Internal Water-Vapor Content 12/ | 1018 | 3 | | | 0 |
| Subgroup 2 | | | | | |
| a) Resistance to Solvents | 2015 | 2 | 3 | | 0 |
| b) Internal Visual | 2013 & 2014 | 2 | | | 0 |
| c) Bond Strength 4/ | 2011 Cond D | 3 | | | 0 |
| d) Die Shear | 2019 | 3 | | | 0 |
| Subgroup 3 2/ | | | | | |
| Solderability | 2003 | 3 | | | 0 |
| Subgroup 4 | | | | | |
| a) Lead Integrity | 2004 Cond B2 | | 2 | | 0 |
| b) Seal 6/ | 1014 | 2 | | | 0 |
| 1.) Fine | Cond A or B | | | | |
| 2) Gross | Cond C | | | | |
| c) Lid Torque 5/ | 2024 | 2 | | | 0 |

TABLE C-1 REDUCED GROUP B SAMPLE SIZE

| SUBGROUP AND TEST 1/ | MIL-STD-883 METHOD | QUANTITY 3/ | | | |
|---|-----------------------|----------------------------------|-------------------|--------------|--------------------|
| | | USE PARTS FROM PREVIOUS TESTS | UNTEST OF PART | | REJECTS ALLOWED |
| | | | ELEC REJ1/ | ELEC GOOD | |
| Subgroup 5 7/ 8/ 13/ | | | | | |
| a) Electrical Parameters | per detail spec | 5 | | 5 | 0 |
| b) Steady State Life (1000 | 1005 Cond D | 5 | | | 0 |
| hrs. min) II/ c) Electrical Parameters | per detail spec | | | | 0 |
| c) Electrical Parameters | | | | | |
| | | | | | |
| Subgroup 6 8/ 9/ | | | | | |
| a) Electrical Parameters | per detail spec | | | 4 | 0 |
| b) Temperature Cycling | 1010-C, 100 cycles | 4 | | | 0 |
| c) Constant Acceleration | 2001 Cond E | 4 | | | 0 |
| d) Seal 6/ | 1014 | 4 | | | 0 |
| 1) Fine | Cond A or B | | | | |
| 2) Gross | Cond C | | | | |
| e) Electrical Parameters | per detail spec | 4 | | | 0 |
| TOTAL - 17 10 / | | | 8 | 9 | |

TABLE C-1 REDUCED GROUP B SAMPLE SIZE (Continued)

NOTES:

1/ At vendor's risk, electrical rejects or delta failures may be used for Subgroups 1,2,3, & 4 but must have been processed through all the S level screening requirements of MIL-STD-883, method 5004. Sequence of tests may be altered at vendor's option. To minimize the total sample size requirements, the suggested sequence of subgroup testing is 1a), 4a), 4b), 3, 2a), 1b), 4c), 2b), 2c), 2d). The same four samples may then be used throughout subgroups 1-4 (saving five samples from the total required). Care should be taken in samples selected for tests following test 1b) (internal water-vapor content) in this sequence since the lid puncture may effect the integrity of the seal or the internal cavity. Additional samples may be required to substitute damaged parts.

2/ Subgroup 3 (solderability) shall be performed prior to Subgroup 2 (Resistance to Solvents, etc.) when the same samples are used for both subgroups. LTPD and footnote for Subgroup 3 of Method 5005 Table Ha shall apply,

3/ Quantities stated represent minimum quantities. If larger sample sizes are used, the reject criteria shall not change.

4/ Number of bonds to be pulled shall be equally distributed among the test parts using the quantity/accept no. (based on the number of bonds to be pulled) of MIL-STD-883, method 5005, Table IIa.

5/ Lid Torque test shall apply only to glass-frit-sealed packages.

6/ Test Conditions D and E prohibited.

7/ Unless otherwise specified, all test conditions and end points shall be per the Table 1, Group B requirements of the detail specification.

8/ A minimum of 5 samples shall be randomly selected from each wafer lot after successful completion of Group A.

9/ At the vendor's option, with written approval from the acquiring activity, Subgroup 5 samples may be used for Subgroup 6.

10/ If the sample options of notes 1/ and 9/ are used the total sample size requirement is nine (9) parts.

11/ The time/temperature regression table (for Class S) of Method 1005 may be utilized, however, the life test temperature shall be the same as the burn-in screen temperature.

12/ Internal water-vapor content test is required only on glass-frit-sealed packages. On other package types the periodic group D test is therefore required, using the same quantity/accept no. samples as identified for this group B test. The internal water-vapor content quantity/accept no. 1 footnote of Method 5005 Table IIa shall apply here.

13/ Read and record.

TABLE C-2. REDUCED GROUP D SAMPLE SIZE 1/

| | | QUANTITY 3/ | | | |
|-----------------------------|--------------------------------------|----------------------------------|--------------------------|--------------|--------------------|
| SUBGROUP AND TEST 2/ | MIL-STD-883 METHOD - CONDITION | USE PARTS FROM PREVIOUS TESTS | UNTESTED NO. OF PARTS | | REJECTS ALLOWED |
| | | | ELEC REJ1/ | ELEC GOOD | |
| Subgroup 1 4/ 6/ | | | | | |
| a) Physical Dimensions | 2016 | | 3 | | 0 |
| Subgroup 2 4/ 6/ | | | | | |
| Lead Integrity | 2004-B2 | 3 and | 2 | | 0 |
| Seal 5/ | 1014 | 5 | | | 0 |
| a) Fine | Con A or B | | | | |
| b) Gross | Cond C | | | | |
| Subgroup 3 | | | | | |
| Thermal Shock | 1011-B, 15 cycles | | | | 0 |
| Temperature Cycling | 1010-C, 100 cycles | 5 | | 5 | 0 |
| Moisture Resistance | 1004 | 5 | | | 0 |
| Seal 5/ | 1014 | 5 | | | 0 |
| a) Fine | Cond A or B | | | | |
| b) Gross | Cond C | | | | |
| Visual Examination | 1004/1010 | 5 | | | 0 |
| End-Point Elect. Parameters | per detail spec | 5 | | | 0 |

| | | QUANTITY 3/ | | | |
|--|--------------------------------------|----------------------------------|--------------------------|--------------|--------------------|
| SUBGROUP AND TEST 2/ | MIL-STD-883 METHOD - CONDITION | USE PARTS FROM PREVIOUS TESTS | UNTESTED NO. OF PARTS | | REJECTS ALLOWED |
| | | | ELEC REJ1/ | ELEC GOOD | |
| Subgroup 4 | | | | | |
| Mechanical Shock | 2002 -В | 5 | | | 0 |
| Vibration, Var. Freq. | 2007-A | 5 | | | 0 |
| Constant Acceleration | 2001-E | 5 | | | 0 |
| Seal 5/ | 1014 | 5 | | | 0 |
| a) Fine | Cond A or B | | | | |
| b) Gross | Cond C | | | | |
| Visual Examination | 1010/1011 | 5 | | | 0 |
| End-Point Elect. Parameters | per detail spec | 5 | | | 0 |
| Subgroup 6 4/ 6/ Internal Water-Vapor Content | 1018 | | N/A 10/ | | |
| Subgroup 7 6/ Adhesion of Lead Finish | 2025 | | 5 8/ | | 0 |
| Subgroup 8 4/ 6/ Lid Torque 7/ | 2024 | 5 | | | 0 |
| TOTAL - 15 9/ | | | 10 | 5 | |

TABLE C-2. REDUCED GROUP D SAMPLE SIZE (Continued)

NOTES:

1/ Footnotes to MIL-STD-883, Method 5005 apply.

2/ Unless otherwise specified, all test conditions and end-points shall be per the Table I, Group D requirement of the detail specification.

3/ Quantities stated represent minimum quantities. If larger sample sizes are used, the reject criteria shall not change.

4/ Data results from Group B samples may be used in lieu of performing Group D, Subgroups 1, 2, 6, and 8 where Group B inspection is being performed on samples from the same inspection lot.

5/ Test Conditions D and E prohibited.

6/ Electrical rejects or delta failures from the same inspection lot may be used provided they have been processed through all the S level screening requirements of MIL-STD-883, method 5004.

7/ To be performed only on packages which used glass-frit seal to leadframe.

8/ At the vendor's option Subgroup 2 samples may be used for Subgroups 7 & 8.

9/ If the sample option of note 8/ is used the total sample size requirement is ten (10) parts.

APPENDIX D

NOTES

The contents of this Appendix are intended for guidance and information only.

D.1. INTENDED USE. This document should be cited in the program peculiar specifications for space or launch vehicles to specify the requirements for various space quality electronic part types. This document is intended for use in all USAF Space and Missile Systems Center and DDSE acquisition contracts for new or modified designs of space vehicles, upper stage vehicles, payloads, launch vehicles, and for their subtier equipments.

The requirements in the text of this document state the application requirements for all electronic parts for space and launch vehicles. These application requirements include derating requirements, end-of-life limitations, mounting requirements, and other requirements intended to ensure the high reliability of the parts when used in space equipment and critical launch equipment.

The requirements in the text of this document are also intended to be the basis for preparing detailed part, material, and process specifications for the purchase of parts and materials for use in space and launch vehicles. These requirements include the design, construction, and quality assurance requirements that are necessary for space and launch vehicle parts. The requirements included supersede or supplement requirements in existing general military specifications to ensure the necessary performance in the space environment and the necessary quality and reliability for space and launch vehicle use.

For the convenience of everyone using this document, and also using MIL-STD-1546 (CANCELED), the definition of key terms that are common are the same in this document as in those documents.

Contracts for ground equipment (e.g., control segments and user segments of space systems) usually apply other part specifications for equipment in those segments unless it is determined that a tailored application of this document would be more appropriate for the reliability or standardization objectives of the program. Note that many space and launch vehicle acquisition contracts include both space and ground equipment, so care should be taken to ensure that the applicability of this document is clearly stated in the program specifications.

There may be acquisition contracts for other types of equipment requiring high reliability where the special requirements stated in this document should be applied. For those acquisition contracts, this document may be cited to specify the applicable requirements. However, a statement should be included in the contract or the program specifications indicating that the words "space and launch vehicle" in this document are to be interpreted as the applicable equipment. The requirements in this document would then be interpreted as applying to the parts requirements for the acquisition of the applicable equipment. The use of such wording could avoid any possible misinterpretation or misapplication.

D.2. TAILORING

D.2.1 <u>Tailored Application.</u> The parts requirements in each acquisition should be tailored to the needs of that particular program. Military specifications and standards need not be applied in their entirety. Only the minimum requirements needed to provide the basis for achieving the required performance should be imposed. The cost of imposing each requirement of this document should be evaluated by the program office and by the contractors against the benefits that should be realized. Provisions not required for the specific application should be excluded. The surviving provisions should be tailored to impose only the minimum requirements necessary to support the system.

APPENDIX D NOTES

D.2.2 <u>Tailoring To Contract Phase.</u> This document contains comprehensive requirements for electronic parts that primarily apply during the design and production phases of a program. When this document is made compliant in a contract for a concept development phase or for a validation and demonstration phases, it does not imply that space quality parts requirements apply to anything other than qualification and flight hardware (e.g. they do not apply to ground demonstration models). Contracts for the demonstration and validation phase usually require the development of a Parts, Materials, and Processes Control Program plan and at least a first draft of a parts selection list. The contractor should, therefore, have a complete understanding of the parts requirements to successfully transition into subsequent phases of the contract. This document is intended to be "self tailoring" in this respect so that specific tailoring to each phase of the contract should not be required.

D.2.3 <u>Tailoring Part Specifications.</u> The intent of the design and construction requirements, and quality assurance requirements, specified in this document is to assure that acceptable space quality parts are acquired. The part qualification is intended to verify the design. The in-process production controls specified in the detailed requirements section of this document for each part type are intended to assist in maintaining the quality of each production lot. Additional in-process controls should be imposed as required to achieve the high quality and reliability goals of space and launch vehicle parts. The imposition of appropriate in-process controls is a more cost-effective way of screening out defects than the imposition of tests and inspections on completed units. In fact, the high reliability goals for space quality parts can only be achieved by the imposition of all of the appropriate in-process production screens should be removed from the production lot.

The 100 percent screening requirements specified in the detailed requirements section of this document for each part type are intended to be the last step in assuring the quality of each production lot. Nonconforming units that do not meet the established limits set for the 100 percent screens are removed from the production lot. When it has been thoroughly demonstrated that the purpose of a 100 percent screening requirement specified for a particular part type has been met by the in-process controls imposed by the manufacturer, consideration should be given to deleting that screening requirement. For most contracts, this tailoring of the requirements would require approval by the contracting officer.

The lot conformance testing requirements specified in the detailed requirements section of this document for each part type are intended to be a sample check of the achieved quality of each production lot. If no failures occur during lot conformance tests, the remaining portion of the production lot is certified as acceptable. If any of the sample units subjected to the lot conformance tests fail during the testing, a detailed failure analysis should be conducted to establish the cause of failure and the corrective actions that would eliminate subsequent failures of a similar type. Failures not affecting the part reliability or performance, such as due to test equipment or procedural errors, should not be counted as a part failure, and another randomly selected sample taken from the production lot may be substituted. However, any part failure during lot conformance testing must be taken as a very serious matter. Each part failure should be identified as either screenable from the completed production items, screenable from new production items by implementing corrective actions that would eliminate subsequent failures of a similar type, or not screenable. Appropriate corrective actions may require approval by the contracting officer.

When it has been thoroughly demonstrated that the purpose of a lot conformance test requirement specified for a particular part type has been met by the in-process controls and the 100 percent screening requirements imposed by the manufacturer, consideration should be given to deleting that lot conformance test requirement. For most contracts, this tailoring of the requirements would require approval by the contracting officer.

D.3. DATA ITEMS. This document does not require the delivery of any data. Data requirements are not to be considered deliverable unless specifically identified as deliverable data in the contract or purchase order, with the appropriate Data Item Description (DID) referenced.

APPENDIX E

EEEE PARTS RISK ASSESSMENT MATRIX

FOR SPACE FLIGHT APPLICATIONS

| Risk ^{/1} | Low * | Medium ** | High *** | Unknown **** |
|-------------------------|--|---|---|--------------------------------------|
| Part Groups | Space Quality | Avionics / Ground Support | Vendor Flow / Self Certify | Commercial/Industrial |
| Active Parts | MIL JAN Class S MIL QML Class V MIL QML Class K MIL JANS "S" SCD ⁷⁶ | MIL JAN Class B MIL QML Class Q MIL QML Class H MIL JANTXV, JANJ | MIL 883 B MIL QML Class QD,M,N,T ^{/5} MIL QML Class L,G,F,E,D MIL JANTX & JAN DSCC Drawing | COTS |
| DPA Required | Yes | Yes | Yes | Yes & Construction Analysis, etc. |
| Up-screen ^{/8} | No | Yes | Yes | Yes |
| | | | | |
| MIL We | MIL Class S, T ^{/4} MIL Weibull C ^{/3} minimum with C surge current option | MIL S, R, P Failure Rate ^{/2} MIL Weibull B ^{/3} | MIL M or L Failure Rate ^{/2} | |
| | | | DSCC Drawing | COTS |
| DPA Required | Yes | Yes | Yes | Yes & Construction Analysis |
| Up-screen ^{/9} | No | Yes | Yes | Yes |

APPENDIX E EEEE PARTS RISK ASSESSMENT MATRIX

Notes:

- 1/ MIL-HDBK-217 contains, as a part of the reliability equations, factors for various parts classes. The quality factors for microcircuits are *Low=0.25, **Medium=1.0, ***High=2.0, and ****Unknown=10.0. Therefore medium grade parts could be said to be 4 times more likely to fail than low risk parts, etc.
- 2/ Qualification of MIL passive EEEE parts to exponential failure rates is granted and maintained at a specific level (S, R, P or M) based upon periodic life testing of sample parts used to represent a range of styles/values/ratings. Once the manufacturer has been granted qualification at a given failure rate level, all product manufactured from that line within the range of values qualified is considered to have this same failure rate level regardless of whether the manufacturer marks the parts with a higher (worse) failure rate level in order to fulfill user-specific marking or purchase requirements. Therefore, there is no advantage (either reliability or cost) to ordering a higher (worse) failure rate level part (e.g., "P" level parts for a Level 2 program) when the supplier is qualified to a lower (better) failure rate level (e.g., "R" or "S" level). Exponential failure rate levels are assigned as follows:
 - a. "M" = 1.0% failures/1000 hours
 - b. "P" = 0.1% failures/1000 hours
 - c. "R" = 0.01% failures/1000 hours
 - d. "S" = 0.001% failures/1000 hours
- 3/ Weibull refers to the 100% accelerated life test performed on solid tantalum capacitors in order to establish "lot-specific" failure rate levels. Through this testing failure rate levels are assigned as follows:
 - a. Weibull "B" = 0.1% failures/1000 hours
 - b. Weibull "C" = 0.01% failures/1000 hours
 - c. Weibull "D" = 0.001% failures/1000 hours
- 4/ For passive EEEE parts, Class S refers to specifications that are specifically written for space grade or extremely high reliability applications. Examples include MIL-PRF-123 for ceramic capacitors and MIL-PRF-87217 for metallized film capacitors. Class "T" for passive EEEE parts generally refers to an established reliability level product that is available with space application relevant requirements and testing in addition to the MIL established reliability requirements.
- 5/ The requirements defined in MIL-PRF-38535 for Class "T" active EEEE parts are sufficiently vague to consider them to be of a generally "high" risk for space applications. Per MIL-PRF-38535E Amendment 5 paragraph 3.4.8, "Class T for active EEEE parts is not for use in NASA manned, satellite, or launch vehicle programs without written permission from the applicable NASA Project Office (i.e., cognizant EEEE parts authority)." Therefore for each application a full review should take place by the PMPCB.
- 6/ "S" Source Control Drawings (SCDs) are those customer-owned drawings that require full compliance to all of the Military specification processing requirements for a Space Quality Device, without the JAN marking (e.g., Microcircuits: compliance to MIL-STD-883 Methods 5004 and 5005 for a Class "S" device; Hybrids: compliance to MIL-PRF-38534 Class K, etc.).
- 7/ For most spaceflight applications radiation effects are critical factors to consider for mission assurance. This EEEE Parts Risk Matrix does not address radiation sensitivity of EEEE parts. Always consult a radiation specialist for guidance especially for active EEEE parts.
- 8/ Up-screening of lower quality parts should be conducted at the original semiconductor manufacturer whenever possible.
- 9/ Up-screening of lower quality passive parts should be conducted at the original manufacturer whenever possible.