The document and process conversion measures necessary to comply with this revision shall be completed by 19 November 2010. METRIC

MIL-PRF-31032/1C <u>23 May 2010</u> SUPERSEDING MIL-PRF-31032/1B 4 July 2009

# PERFORMANCE SPECIFICATION SHEET

### PRINTED WIRING BOARD, RIGID, MULTILAYERED, THERMOSETTING RESIN BASE MATERIAL, WITH OR WITHOUT BLIND AND BURIED PLATED-THROUGH HOLES, FOR SOLDERED PART MOUNTING

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product described herein shall consist of this specification sheet and MIL–PRF–31032.

1. SCOPE

1.1 <u>Scope</u>. This specification covers the generic performance requirements for rigid, multilayered (three or more conductor layers) printed wiring boards (hereafter designated printed board) with plated holes, that will use soldering for component/part mounting (see 6.1.1).

1.2 <u>Classification</u>. Printed boards are of classified by 1.2.1 and 1.2.2, as specified (see 6.2).

1.2.1 Printed board type. Printed boards covered by this specification sheet are of the following types:

- 3 Rigid multilayer board without blind or buried vias.
- 4 Rigid multilayer board with blind and/or buried vias.

1.2.2 <u>Wrap copper plating grade</u>. The wrap copper plating grade designation is defined by the amount of plated-through hole surface and knee continuous copper plating thickness remaining after surface processing. The grades are as follows:

- A Printed boards of this grade have 80 percent or more of the specified plated-through hole wrap copper plating thickness on the surface and knee after surface processing.
- B Printed boards of this grade have 50 percent or more of the specified plated-through hole wrap copper plating thickness on the surface and knee after surface processing.
- C Printed boards of this grade have 20 percent or more of the specified plated-through hole wrap copper plating thickness on the surface and knee after surface processing.

Unless otherwise specified, the default grade of wrap copper plating is grade A for printed board designs that will not undergo planarization and grade B for designs that require planarization.

Comments, suggestions, or questions on this document should be addressed to Defense Supply Center, Columbus, ATTN: DSCC–VAC, P.O. Box 3990, Columbus, OH 43218–3990, or emailed to 5998.Documents@dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at https://assist.daps.dla.mil/.

AMSC N/A

FSC 5998

#### 2. APPLICABLE DOCUMENTS

2.1 <u>General</u>. The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, or 5 of this specification, whether or not they are listed.

2.2 <u>Government documents</u>. The following specification forms a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-31032 – Printed Circuit Board/Printed Wiring Board, General Specification for.

(Copies of these documents are available online at https://assist.daps.dla.mil/quicksearch/ or https://assist.daps.dla.mil/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111–5094.)

2.3 <u>Non-Government publications</u>. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents are those cited in the solicitation or contract.

# ASTM INTERNATIONAL (ASTM)

- ASTM B567 Standard Test Method for Measurement of Coating Thickness by the Beta Backscatter Method.
- ASTM B568 Standard Test Method for Measurement of Coating Thickness by X–Ray Spectrometry.

(Application for copies should be addressed to the ASTM International, 100 Barr Harbor Drive, P. O. Box C700, West Conshohocken, PA 19428–2959 or http://www.astm.org.)

IPC – ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES (IPC)

IPC–2221 IPC–2222		Generic Standard on Printed Board Design. Sectional Design Standard for Rigid Organic Printed Boards.
IPC-A-600	-	Acceptability of Printed Boards.
IPC-TM-650	-	Test Methods Manual.
IPC-9252	_	Requirements for Electrical Testing of Unpopulated Printed Boards.
J–STD–003	_	Solderability Tests for Printed Boards.

(Application for copies should be addressed to the IPC – Association Connecting Electronics Industries, 3000 Lakeside Drive, Suite 309 S, Bannockburn, IL 60015–1249 or http://www.ipc.org.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.4 <u>Order of precedence</u>. Unless otherwise noted herein or in contract, in the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

#### 3. REQUIREMENTS

3.1 <u>Printed board detail requirements</u>. Printed boards delivered under this specification shall be in accordance with the requirements as specified herein, and documented in the printed board procurement documentation.

3.1.1 <u>Conflicting requirements</u>. The order of precedence of conflicting requirements shall be in accordance with MIL-PRF-31032.

3.1.2 <u>Reference to printed board procurement documentation</u>. For the purposes of this specification, when the term "specified" is used without additional reference to a specific location or document, the intended reference shall be to the applicable printed board procurement documentation.

3.2 <u>Qualification</u>. Printed boards furnished under this specification shall be technologies that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.2 and 6.3).

3.3 <u>Design (see 3.1 and 6.2)</u>. Printed boards shall be of the design specified. Unless otherwise noted herein, if individual design parameters are not specified in the printed board procurement documentation, then the baseline design parameters shall be as specified in IPC–2221 and IPC–2222, type 3 or type 4, performance class 3. Test coupons shall be as specified in the applicable design standard and shall reflect worst-case design conditions of the printed boards that they represent.

3.4 <u>Printed board materials</u>. All materials used in the construction of compliant printed boards shall comply with the applicable specifications referenced in the printed board procurement documentation. If materials used in the production of printed boards are not specified, then it is the manufacturer's responsibility to use materials which will meet the performance requirements of this specification sheet. Acceptance or approval of any printed board material shall not be construed as a guarantee of the acceptance of the completed printed board.

3.4.1 <u>Prohibited materials (see 6.6)</u>. Unless otherwise specified, electroplated or immersion tin shall not be used as a finish either externally, internally, or as an undercoat. Electroplated or immersion tin is any tin or tin alloy containing more than 97 percent tin. If used as a finish, tin shall be alloyed with a minimum of three percent lead. The use of tin–lead (Sn–Pb) finish is acceptable provided that the minimum lead content is three percent.

3.5 External visual and dimensional requirements. Printed board test specimens (the finished printed boards or supporting test coupons, as applicable) shall conform to the requirements specified in 3.5.1 through 3.5.5.2 as applicable. Scratches, dents, and tool marks shall not bridge or expose signal conductors, expose base metal, expose or disrupt reinforcement fibers, reduce dielectric properties, and reduce spacing below the minimum requirements herein. The figures, illustrations, and photographs contained in IPC–A–600 can aid in the visualization of externally observable accept/reject conditions of printed boards or test specimens.

### 3.5.1 Base material.

3.5.1.1 Edges of base material. Burrs, chips, delaminations, haloing, nicks, and other penetrations along the base material edges of completed printed boards shall be acceptable provided the defect does not reduce the edge spacing specified by more than 50 percent. If no edge spacing requirement is specified, any base material edge defect shall not exceed 2.5 mm (.0984 inch). Base material edges include the external edge of the printed board, the edges of cutouts, and the edges of non-plated-through holes. Loose metallic burrs shall not be acceptable.

3.5.1.2 <u>Surface imperfections</u>. Imperfections in the surface of the base material such as blistering, burrs, cuts, dents, exposed reinforcement material fibers, foreign materials, gouges, nicks, pits, resin scorched areas, resin starved areas, scratches, tool marks, variations in color such as white spots or black spots, or other visual defects detrimental to the performance of the base material shall be acceptable in localized concentrations providing the following conditions are met:

- a. The imperfections do not bridge between conductors.
- b. The dielectric spacing between the imperfection and a conductor is not reduced below the specified minimum conductor spacing requirements.

3.5.1.2.1 <u>Exposed or disrupted fibers</u>. Exposed or disrupted reinforcement fibers on the horizontal surface of the printed board shall not bridge conductors and shall not reduce the conductor spacing below the minimum conductor spacing requirements. Unless otherwise specified, weave texture (reinforcement texture) or weave exposure (exposed reinforcement material fibers) by mechanical fabrication operations shall be acceptable provided they meet the exposed or disrupted reinforcement fiber requirements.

3.5.1.2.2 <u>Surface pits and voids</u>. Surface pits and voids in the base material shall be acceptable providing the following conditions are met:

- a. Surface pits or voids are no bigger than 0.8 mm (.031 inch) in the longest dimension.
- b. The surface pits or voids do not bridge conductors.
- c. The total area of all surface pits or voids does not exceed five percent of the total printed board area.
- d. The surface pit or void does not affect the performance of the base material.

3.5.1.3 <u>Subsurface imperfections</u>. Subsurface imperfections (such as blistering, delamination, foreign inclusions, and haloing) shall be acceptable providing the following conditions are met:

- a. The imperfections do not bridge more than 25 percent of the distance between conductors or plated-through holes and vias. No more than two percent of the printed board area on each side shall be affected.
- b. The imperfections do not reduce conductor or dielectric spacing below the specified minimum requirements.
- c. The imperfections do not propagate as a result of testing (such as rework simulation, resistance to soldering heat, or thermal shock).
- d. The longest dimension of any single imperfection is no greater than 0.80 mm (.032 inch). In non-circuitry areas, the maximum size shall not be greater than 2.00 mm (.079 inch) in the longest dimension or 0.01 percent of the printed board area, maximum.

NOTE: Color variations or mottled appearance in bond enhancement treatments shall be acceptable.

3.5.1.4 <u>Measling and crazing</u>. Unless otherwise specified, measling and crazing shall comply with the class 3 acceptable conditions of IPC-A-600.

#### 3.5.2 Conductor pattern.

3.5.2.1 <u>Bonding of conductor to base material and lifted lands</u>. There shall be no peeling or lifting of any land or conductor patterns from the base material. The completed printed board shall not exhibit any lifted land. (NOTE: See 3.6.2.5 for allowances for the acceptable lifting of lands, i.e. lifted lands, following the resistance to soldering heat, rework simulation, and thermal shock testing.)

3.5.2.2 Conductor finish. The conductor finish shall be as specified.

3.5.2.2.1 <u>Coverage</u>. The conductor finish shall completely cover the exposed horizontal portion of the conductor pattern. Voids in the conductor finish coverage of plated–through hole walls shall comply with the requirements herein (see 3.5.2.2.2). Complete coverage does not apply to the vertical conductor edges.

3.5.2.2.2 <u>Conductor finish plating and coating voids in plated–through holes</u>. The conductor finish plating and coating shall not have voids that exceed the following limits:

- a. No more than one final finish void in any plated-through hole.
- b. Not more than five percent of the plated-through holes shall have final finish voids.
- c. Any final finish void present is not more than five percent of the plated-through hole length.
- d. Any final finish void present is less than 90 degrees of the circumference of the plated-through hole.

3.5.2.2.3 <u>Plating junctions</u>. Unless otherwise specified, the following requirements apply to all junctions of different plating or coating materials:

- a. There shall be no exposed copper in the junction of metallic platings or coatings.
- b. An overlap of metallic platings or coatings shall be acceptable if it is no greater than 0.8 mm (.032 inch) in length.
- c. When both solder coating and gold plating are present at a plating junction, a discolored or gray–black area at that plating overlap zone shall be acceptable.

3.5.2.2.4 Whiskers. There shall be no whiskers of solder or other platings on the surface of the conductor pattern.

3.5.2.3 <u>Conductor imperfections</u>. The conductor pattern shall contain no cracks, splits, or tears. Unless otherwise specified, any combination of edge roughness, nicks, pinholes, cuts, or scratches exposing the base material shall not reduce each conductor width by more than 20 percent of its minimum specified width. There shall be no occurrence of the 20 percent reductions greater than 13.0 mm (.51 inch) or 10 percent of a conductor length, whichever is less.

3.5.2.3.1 <u>Cuts and scratches</u>. A scratch of any length or width is permissible on ground or voltage planes, provided the dielectric is not exposed. Scratches on non–critical conductors may be of any length, but no deeper than 20 percent of the total conductor thickness.

3.5.2.3.2 <u>Dents</u>. A dent of any length or width on ground planes shall be acceptable provided the clad surface is not torn. Dents on conductive patterns may be of any length, but no deeper than 0.013 mm (.0005 inch).

3.5.2.3.3 <u>Pinholes</u>. Pinholes in ground or voltage planes in non–critical areas shall be acceptable provided they have no single diameter greater than 0.5 mm (.0197 inch) and do not exceed three for each 25 mm (.984 inch) diameter. A pinhole in a conductive pattern shall be acceptable, provided it does not reduce the width of a conductive pattern by 10 percent. Pinholes shall be limited to no more than one for each 25 mm (.984 inch) of conductive length.

3.5.2.3.4 <u>Pits</u>. Pits in ground or voltage planes shall be acceptable provided they do not exceed 25 percent of the surface area. Any pit in the conductive pattern is acceptable provided the outline dimension does not exceed ten percent of the conductor width, and there is no more than one pit for each 25 mm (.984 inch) of the conductor length.

3.5.2.3.5 <u>Superfluous metal</u>. Unless otherwise specified, small particles of metal such as residual copper or subsequent plating after etching, which remain affixed to areas that are intended to be free of conductive material, shall be acceptable providing the following conditions are met:

- a. The superfluous metal is no closer than 6.4 mm (.25 inch) to any conductor.
- b. The superfluous metal is smaller than 0.13 mm (.005 inch) at its greatest diameter.

3.5.2.4 Conductor width and spacing.

3.5.2.4.1 Conductor spacing. Conductor spacing shall be as specified.

3.5.2.4.2 Conductor width. Conductor width shall be as specified.

3.5.2.5 <u>Lands for component mounting</u>. Imperfections on annular rings, surface mount lands, or wire bond pads shall be acceptable provided they do not exceed the defect requirements specified herein.

3.5.2.5.1 <u>Component hole lands</u>. The external annular ring shall be as specified. Unless otherwise specified, the external annular ring may have in isolated areas a 20 percent reduction of the specified minimum external annular ring due to defects such as dents, pinholes, pits, or nicks. No more than 20 percent of the annular ring circumference (72 degrees) may be affected.

3.5.2.5.2 <u>Rectangular surface mount lands (see figure 1)</u>. Defects such as nicks, dents, and pin holes along the external edge of the land shall not exceed 20 percent of either the length or width of the land and shall not encroach the pristine area, which is defined by the central 80 percent of the land width by 80 percent of the land length as shown on figure 1. Defects internal to the land shall not exceed 10 percent of the length or width of the land and shall remain outside of the pristine area of the surface mount land. One electrical test probe "witness" mark shall be acceptable within the pristine area.

3.5.2.5.3 <u>Round surface mount lands (ball grid array [BGA] lands) (see figure 2)</u>. Defects such as nicks, dents, and pin holes along the edge of the land shall not radially extend towards the center of the land by more than 10 percent of the diameter of the land and shall not extend more than 20 percent around the circumference of the land as shown on figure 2. There shall be no defects within the pristine area which is defined by the central 80 percent of the land diameter. One electrical test probe "witness" mark shall be acceptable within the pristine area.

3.5.2.5.4 <u>Wire bond lands</u>. Unless otherwise specified, the maximum conductor finish roughness (surface roughness) for pads or areas designated for wire bonding shall be no greater than 0.8 micrometers (32 micro inches). Unless otherwise specified, the wire bond land bonding area shall be defined as the pristine area as shown on figure 1 for rectangular pads or on figure 2 for round pads. There shall be no pits, nodules, scratches, electrical test probe "witness" marks, or other defects in the pristine area that exceed the surface roughness limits.

3.5.2.5 <u>Holes for interlayer connections</u>. The external annular ring shall be as specified. Unless otherwise specified, the external annular ring may have in isolated areas a 20 percent reduction of the specified minimum external annular ring due to defects such as dents, pinholes, pits, or nicks.

3.5.3 <u>Dimensional (interface and physical dimension) requirements</u>. The completed printed board shall meet the interface and physical dimensions requirements specified. The dimensional requirements include items such as the conductor pattern including component lands and terminals, cutouts, overall board thickness, periphery, and other design features as specified. In the event that a dimensional characteristic is not specified, the applicable class 3 of IPC–2221 design default for that characteristic shall apply.

3.5.3.1 Conductor pattern feature accuracy. Conductor pattern feature accuracy shall be as specified.

3.5.3.2 <u>Hole pattern accuracy</u>. The location of the hole pattern in the printed board shall be as specified.

3.5.3.3 <u>Hole size</u>. The hole size and tolerance shall be as specified. Unless otherwise specified, hole size tolerance shall be applied after plating. Nodules or rough plating in plated–through holes shall not reduce the hole diameter below the minimum limits specified.

3.5.3.4 Edge board contacts edge condition. The end or beveled edge of edge board contacts shall be smooth with no burrs, roughness, or lifted plating. There shall be no separation of the edge board contacts from the base material or any loose reinforcement fibers on the beveled edge. Exposed copper on the end or beveled edge of the edge board contact shall be acceptable. Conductor finish plating or coating shall comply with the requirements of 3.5.2.2.

3.5.4 <u>Solder mask</u>. The cured solder mask shall not exhibit any chalking, crazing, peeling, skipping or skip coverage, softening, swelling, or wrinkles in excess of the limits specified herein. Unless otherwise specified, the solder mask conditions below shall apply.

3.5.4.1 <u>BGA lands</u>. BGA lands using solder mask–defined lands or solder dam designs shall comply with the class 3 acceptable conditions of IPC–A–600.

3.5.4.2 <u>Coverage</u>. Solder mask coverage imperfections (such as blisters, skips, and voids) shall be acceptable providing the following conditions are met:

- a. The solder mask imperfection shall not expose two adjacent conductors whose spacing is less than the electrical spacing required for the voltage range and environmental condition specified in the applicable design standard.
- b. In areas containing parallel conductors, the solder mask imperfection shall not expose two isolated conductors whose spacing is less than 0.5 mm (.02 inch) unless one of the conductors is a test point or other feature area which is purposely left uncoated for subsequent operations.
- c. The exposed conductor shall not be bare copper.
- d. The solder mask imperfection does not expose tented via holes.

3.5.4.3 <u>Discoloration</u>. Discoloration of metallic surfaces under the cured solder mask is acceptable.

3.5.4.4 <u>Registration</u>. The solder mask shall be registered to the land or terminal patterns in such a manner as to meet the requirements specified. If no requirements are specified, the following apply:

- a. Unless otherwise specified, solder mask shall not encroach onto surface mount lands.
- b. Solder mask misregistration onto plated-through component hole lands (plated-through holes to which solder connections are to be made) shall not reduce the external annular ring below the specified minimum requirements.

- c. Solder mask shall not encroach into plated-through hole barrels or onto other surface features (such as connector fingers or lands of unsupported holes) to which solder connections will be made.
- d. Solder mask is permitted in plated-through holes or vias in which no lead is to be soldered.
- e. Test points which are intended for assembly testing shall be free of solder mask unless a partial coverage allowance is specified.
- 3.5.4.5 Thickness. Solder mask thickness shall be as specified.

3.5.4.6 Solder mask cure. The cured solder mask coating shall not exhibit tackiness, blistering, or delamination.

3.5.4.7 <u>Soda straw voids</u>. There shall be no visible soda straw voids between the solder mask and the printed board base material surface and the edges of the conductor patterns.

3.5.5 Via protection.

3.5.5.1 <u>Filled via, resin, cap plating (see figure 3)</u>. When the design requires the copper cap plating of filled vias (see 3.1), all vias required to be protected by cap plating shall be completely covered by the cap plating. The plated copper surface shall be continuous with no voids exposing the filled via underneath. Visually discernable protrusions (bumps) and depressions (dimples) in the copper plating over filled vias shall be acceptable providing they meet the requirements of 3.6.5. Voids in the copper cap plating over the filled portion of the via shall not be acceptable.

3.5.5.2 <u>Unfilled via, solder mask tenting (see figure 4)</u>. When the design requires the tenting of solder mask over unfilled vias (see 3.1), all vias required to be protected shall be completely covered by solder mask. Voids in the solder mask over the via exposing the hole shall not be acceptable.

3.6 <u>Microsection requirements</u>. Printed board test specimens (production printed boards or test coupons) shall conform to the requirements in 3.6.1 through 3.6.5.2, as applicable. Blind, buried, and through vias shall meet the requirements of plated-through holes (see 6.5). Barrel cracks, butt plating joints, circumferential separations, corner cracks, and cracked copper plating shall not be acceptable. IPC–A–600 contains figures, illustrations, and photographs that can aid in the visualization of internally observable accept/reject conditions of microsectioned test specimens. If a condition is not addressed herein, or specified on the printed board procurement documentation, it shall comply with the class 3 criteria of IPC–A–600.

3.6.1 Base material. Unless otherwise specified, the following base material acceptance criteria shall apply.

3.6.1.1 <u>Dielectric layer thickness</u>. The minimum dielectric thickness between conductor layers shall be as specified.

3.6.1.2 <u>Fill of blind and buried vias</u>. Unless otherwise specified, the fill requirements for blind vias shall be 75 percent minimum. Unless otherwise specified, buried vias shall be at least 95 percent filled with the laminating resin or similar via filling material.

3.6.1.3 Laminate (base material) cracks and voids (see figure 5). Laminate cracks and voids located wholly in zone A shall be acceptable. Laminate cracks and voids that originate in zone A and encroach into zone B shall not exceed a length of 0.08 mm (.003 inch). Laminate cracks and voids in zone B shall not exceed a length of 0.08 mm (.003 inch), shall not bridge adjacent uncommon conductors, and shall not reduce dielectric spacing, either laterally or vertically, below the minimum specified spacing. Multiple laminate cracks and voids located between two adjacent plated-through holes shall not have a combined length in excess of 0.08 mm (.003 inch), shall not bridge adjacent uncommon conductors, either laterally or vertically, below the minimum specified spacing. Multiple laminate cracks and voids located between two adjacent uncommon conductors, and shall not reduce dielectric spacing, either laterally or vertically, below the minimum specified spacing. After undergoing rework simulation (see 3.7.4.5), resistance to soldering heat (see 3.7.6.2) or thermal shock (see 3.7.6.3), laminate voids are not evaluated in zone A.

#### 3.6.1.4 Resin recession.

3.6.1.4.1 <u>Stressed specimens (after rework simulation, resistance to soldering heat, or thermal shock testing)</u>. Resin recession at the outer surface of the plated-through hole barrel shall be permitted and is not cause for rejection.

3.6.1.4.2 <u>Non-stressed specimens</u>. Resin recession at the outer surface of the <u>plated-through hole</u> barrel shall be permitted provided the maximum depth as measured from the barrel wall does not exceed .08 mm (.003 inch) and the resin recession on any side of the <u>plated-through hole</u> does not exceed 40 percent of the cumulative base material thickness (sum of the dielectric layer thickness being evaluated) on the side of the <u>plated-through hole</u> being evaluated.

#### 3.6.2 Conductor pattern.

3.6.2.1 <u>Conductor finish</u>. Unless otherwise specified, the following conductor finish conditions specified shall apply.

3.6.2.1.1 <u>Dewetting</u>. For tin alloys, reflowed tin–lead, or solder coated surfaces, a maximum of five percent of dewetting is permitted on any conductive surface where a solder connection will be required. Dewetting on conductors, ground, or voltage planes not used for solder connections shall meet the requirements of J–STD–003.

3.6.2.1.2 <u>Nonwetting</u>. For tin alloys, reflowed tin–lead, solder coated surfaces, nonwetting is not permitted on any conductive surface where a solder connection will be required. Absence of solder on the vertical sides of lands shall be acceptable.

3.6.2.1.3 <u>Thickness (plating or coating)</u>. The plating or coating thickness of the conductor finish shall be as specified.

3.6.2.2 Conductor thickness. The conductor thickness shall be as specified (see 3.1).

3.6.2.2.1 <u>Minimum thickness of metal foil with copper plating (typical of external multilayer and internal for</u> <u>sequential laminated multilayer designs</u>). When a conductor thickness is specified, the conductor thickness (metal foil and copper plating) shall be equal to or greater than the specified thickness. When a conductor thickness with tolerance is specified, the conductor thickness (metal foil and copper plating) shall be within the specified tolerance for the specified thickness. If only a starting metal foil weight requirement is specified, the thickness limits for conductors with plating shall meet the class 3 requirements for "External conductor thickness after plating" table of IPC–2221. If only final metal foil weight requirement is specified, the limits for minimum conductor thickness shall be as defined by the procuring activity.

3.6.2.2.2 <u>Minimum thickness of metal foil (conductors without copper plating) (internal on multilayer designs)</u>. When a minimum conductor thickness is specified, the conductor thickness (metal foil only) shall be equal to or greater than the specified thickness. When a conductor thickness with tolerance is specified, the conductor thickness (metal foil only) shall be within the specified tolerance for the specified thickness. If only a starting metal foil weight requirement is specified, the limits for minimum internal layer foil thickness after processing shall be in accordance with "Internal layer foil thickness after processing" table of IPC–2221. If only final metal foil weight requirement is specified, the limits for minimum conductor thickness shall be as defined by the procuring activity.

3.6.2.3 <u>Conductor width</u>. The conductor width shall be as specified (see 3.1).

3.6.2.4 Internal annular ring. The minimum internal annular ring shall be as specified.

3.6.2.5 Lifted lands (after rework simulation, resistance to soldering heat, or thermal shock) (see figure 6). After undergoing rework simulation (see 3.7.4.5), resistance to soldering heat (see 3.7.6.2) or thermal shock (see 3.7.6.3), the maximum allowed lifted land distance from the printed board surface plane to the outer lower edge of the land shall be the thickness (height) of the terminal area or land. The completed, non-stressed printed board shall not exhibit any lifted lands.

# 3.6.3 Hole preparation prior to metallization.

3.6.3.1 <u>Desmear (smear removal)</u>. The plated-through hole internal conductors shall be cleaned to be free of resin smear. When etchback is not specified, a negative etchback of 0.013 mm (.0005 inch) maximum shall be acceptable. Random tears or drill gouges which produce isolated areas where the smear removal depth limit is exceeded shall not be cause for rejection.

3.6.3.2 <u>Etchback (when specified, see 3.1)</u>. When specified, printed boards shall be etched back for the lateral removal of base material (resin, reinforcement material, and other constituents) from the internal conductors prior to plating. The etchback shall be effective on at least the top or bottom surface of each internal conductor. Negative etchback is not acceptable when etchback is specified. Unless otherwise specified, the etchback shall be 0.005 mm (.0002 inch) minimum and no greater than the specified minimum internal annular ring or 0.051 mm (.002 inch), whichever is less, when measured at the internal copper contact area protrusion.

3.6.4 <u>Plated-through hole plating</u>. Unless otherwise specified, copper plating thickness applies to the hole wall, the hole knee, and the surface land of the plated-through hole (see figure 7).

3.6.4.1 <u>Copper plating thickness</u>. Unless otherwise specified, the copper plating thickness shall be in accordance with the applicable design standard. Any hole wall copper plating thickness less than 80 percent of the specified thickness shall be treated as a void. Any 20 percent thickness reduction shall be non–continuous (isolated; not more than 10 percent of the composite board thickness).

3.6.4.1.1 <u>Copper plating voids</u>. The copper plating in the <u>plated-through hole</u> shall not exhibit any void in excess of the following:

- a. There shall be no more than one plating void for each panel, regardless of length or size.
- b. There shall be no plating void longer than five percent of the total printed board thickness.
- c. There shall be no plating voids evident at the interface of any internal conductive layer and plated hole wall.

Conductor finish plating or coating material between the base material and copper plating (i.e., behind the hole wall copper plating) is evidence of a void. Any plated-through hole exhibiting this condition shall be counted as having one void for panel acceptance purposes.

3.6.4.1.2 <u>Wrap copper plating (see figures 8 and 9)</u>. Unless otherwise specified, the wrap plating (plated-through hole surface and knee continuous copper plating) thickness shall be as specified (see 1.2.2). The wrap plating shall not be reduced by more than 20 percent for grade A, 50 percent for grade B, and 80 percent for grade C of the specified wrap copper plating thickness due to planarization or other processing.

3.6.4.2 <u>Conductive materials interfaces and separations</u>. The term conductive interfaces shall be used to describe the junction between the hole wall plating or coating and the surfaces of internal and external layers of copper or metal foil. The interface between platings and coating (electroless copper, direct metallization copper, nonmetallic conductive coatings, or vacuum deposited copper, as applicable, and electrolytic copper, whether panel or pattern plated) shall also be considered a conductive interface.

3.6.4.2.1 <u>Copper to copper interfaces</u>. Except along the vertical edge of the external copper foil (see figure 10), there shall be no separations or contamination between the hole wall copper conductive interfaces. Conductive interface separations along the vertical edge of the external copper foil shall be acceptable. Anomalies resulting from this separation shall not be cause for rejection.

3.6.4.2.2 <u>Dissimilar metal interfaces</u>. For printed board deigns containing conductor layers with dissimilar metals (such as copper–invar–copper), contamination at the conductive interface shall not exceed 20 percent of the thickness of the dissimilar metal. Conductive interface separations along the vertical edge of non–copper metals, such as the invar portion of copper–invar–copper, shall be acceptable to 20 percent of their thickness.

3.6.4.3 <u>Miscellaneous hole and plating deficiencies</u>. Nodules, plating folds, plating inclusions, or plated reinforcement material protrusions that project into the <u>plated-through hole</u> copper plating shall be acceptable provided that the hole diameter and the copper thickness are not reduced below their specified limits. Butt plating joints, circumferential separations, corner cracks, and cracked plating shall not be acceptable.

3.6.4.4 <u>Metallic cracks</u>. There shall be no cracks in the platings, coatings, or internal conductive foils. Cracks are permissible in the external layer (outer) copper foil provided they do not extend into the plated copper.

3.6.4.5 <u>Wicking</u>. Wicking of copper plating extending 0.08 mm (.003 inch) into the base material shall be acceptable provided it does not reduce the conductor spacing below the minimum clearance spacing requirements specified.

# 3.6.5 Via cap plating.

3.6.5.1 <u>Thickness</u>. For designs that specify copper plating for via protection, the minimum via cap plating thickness over filled vias shall be as specified (see 3.1).

3.6.5.2 <u>Cap plating imperfections (see figures 11 and 12)</u>. When cap plating of a filled via is specified (see 3.1), voids in the plating over the via fill shall not be acceptable. Separation of the via cap plating to via fill material shall be acceptable. Separation of the via cap plating to underlying plating shall not be acceptable. Depressions (dimples) below the surface of the land shall be no greater than 0.08 mm (.003 inch). Protrusions (bumps) of the cap plating above the surface of the land shall be no greater than 0.05 mm (.002 inch).

3.7 <u>Performance requirements</u>. The performance requirements specified in 3.7.1 through 3.7.6.4.1 shall be verified by the test methods detailed in 4.7. Unless otherwise specified by the Technical Review Board (TRB), test optimization in accordance with MIL–PRF–31032 may be used, but the printed boards shall meet all of the performance requirements specified and herein, regardless of the verification method used.

3.7.1 <u>External visual and dimensional acceptability (of printed boards)</u>. When examined as specified in 4.7.1, the printed boards shall conform to the acceptance requirements specified in 3.3 (design), 3.4 (material), 3.5 (external visual and dimensional), 3.8 (marking), and 3.9 (workmanship), inclusive.

3.7.2 <u>Destructive physical analysis (DPA) by microsectioning and evaluation of printed board test specimens</u>. When printed board test specimens (completed printed boards, supporting test coupons, or qualification test specimens) are microsectioned and examined as specified in 4.7.2, the requirements specified in 3.1, 3.3, and 3.6 shall be met. Microsections of non-stressed printed board test specimens shall be evaluated when the microsection examination of the stressed printed board test specimens suggest that a failure condition may exist in the completed boards (prior to being subjected to resistance to soldering heat testing).

#### 3.7.3 Chemical requirements.

3.7.3.1 <u>lonic contamination (cleanliness)</u>. When printed board test specimens are tested in accordance with 4.7.3.1, the levels of ionic contamination shall be in accordance with the requirements of 3.7.3.1.1 or 3.7.3.1.2, as applicable.

3.7.3.1.1 <u>Prior to the application of solder mask</u>. Unless otherwise specified, prior to the application of solder mask, the level of ionic contamination shall not exceed 1.56 micrograms/square centimeter (10.06 micrograms/square inch).

3.7.3.1.2 <u>Completed printed boards (when specified, see 3.1 and 6.2.1.a)</u>. The levels of cleanliness for completed printed boards shall be as specified.

3.7.3.2 Copper plating characteristics.

3.7.3.2.1 <u>Elongation</u>. When copper plating is tested in accordance with 4.7.3.2, the elongation shall be 12 percent minimum.

3.7.3.2.2 <u>Tensile strength</u>. When copper plating is tested in accordance with 4.7.3.3, the tensile strength shall be 248 MPa (36,000 psi) minimum.

# 3.7.4 Physical requirements.

3.7.4.1 <u>Adhesion, marking</u>. After marking is tested in accordance with 4.7.4.1, any specified markings which are missing in whole or in part, faded, shifted (dislodged), or smeared to the extent that it is no longer legible shall constitute failure. A slight change in the color of ink or paint markings after the test shall be acceptable.

3.7.4.2 <u>Adhesion, plating</u>. When tested as specified in 4.7.4.2, there shall be no part of the conductor pattern or copper plating protective finish (coating or plating) removed from the printed board test specimen except for those related to outgrowth, overhang, or slivers.

3.7.4.3 <u>Adhesion, solder mask (when applicable)</u>. When tested as specified in 4.7.4.3, the maximum percentage of cured solder mask lifted from the surface of the base material, conductors, and lands of the coated printed board test specimen shall not exceed the following limits:

- a. Bare copper or base material: Zero percent.
- b. Non-melting metals (e.g., gold or nickel plating): Five percent.
- c. Melting metals (e.g., tin-lead plating, solder coating, indium, bismuth, and others): Ten percent.

3.7.4.4 <u>Bow and twist</u>. When printed boards are tested as specified in 4.7.4.4, the maximum limit for bow and twist shall be as specified.

3.7.4.5 <u>Rework simulation</u>. After undergoing the test specified in 4.7.4.5, the printed board test specimens shall be microsectioned and inspected in accordance with 4.7.2 and the requirements specified in 3.6 shall be met.

3.7.4.6 <u>Solderability (see 6.2.1.b)</u>. Printed board designs that do not require soldering to attach components (as in the case where press–fit components or wire bonding are used) do not require solderability testing. Printed boards that require soldering during assembly processes require solderability testing. Printed boards using only surface mount components do not require hole solderability testing. When required by the procurement documentation, accelerated conditioning for coating durability shall be in accordance with J–STD–003. The default category of coating durability of J–STD–003 is category 2.

3.7.4.6.1 <u>Hole solderability</u>. After undergoing the test specified in 4.7.4.6, the printed board test specimen shall conform to the class 3 acceptance criteria specified in J-STD-003.

3.7.4.6.2 <u>Surface solderability</u>. After undergoing the test specified in 4.7.4.6, the printed board test specimen shall conform to the class 3 acceptance criteria specified in J-STD-003.

3.7.4.7 <u>Surface peel strength (for foil laminated construction only)</u>. When tested as specified in 4.7.4.7, the surface conductor shall yield an average peel strength greater than or equal to the values specified by the applicable base material specification. Unless otherwise specified, the peel strength shall correspond to "after thermal stress" condition, the foil profile, and the base material thickness over 0.50 mm (.0197 inch) values specified by the base material specification. When applicable, the foil type and starting weight, if addresses by the base material specification, shall apply. This requirement is only applicable to foil laminated printed boards that have surface conductors or surface mount lands. Printed wiring boards with no external circuitry (external terminal land or pads only) do not require peel strength testing.

3.7.5 <u>Electrical requirements</u>. If specified (see 3.1), the use of indirect testing by signature comparison for continuity and isolation may be used for production screening.

3.7.5.1 <u>Continuity</u>. When tested in accordance with 4.7.5.1 or 4.7.5.2, the resistance between the end-points of conductor patterns within a network of conductors shall be as specified (see 3.1). If no resistance limit is specified, there shall be no circuit whose resistance exceeds 10 ohms. For referee purposes, 0.5 ohm maximum for each 25.0 mm (.98 inch) of circuit length shall apply. Conductor patterns that consist of long runs of narrow conductors or short runs of very wide conductors may increase or decrease the resistance. The acceptability of these type of circuit patterns, of controlled impedance nets, or of embedded resistive patterns shall be as specified.

3.7.5.2 <u>Isolation (circuit shorts)</u>. When tested as specified in 4.7.5.1 or 4.7.5.2, the insulation resistance between mutually isolated conductors shall be as specified (see 3.1). Unless otherwise specified, for production printed boards, the insulation resistance shall be greater than 2 megohms.

#### 3.7.6 Environmental requirements.

3.7.6.1 <u>Moisture and insulation resistance</u>. When tested as specified in 4.7.6.1, the printed board test specimen shall have a minimum of 500 megohms of resistance between conductors. After the test, the printed board test specimen shall not exhibit blistering, measling, or delamination in excess of that allowed in 3.5.1.

#### 3.7.6.2 Resistance to soldering heat.

3.7.6.2.1 <u>Solder float thermal stress (for through hole designs)</u>. After undergoing the test specified in 4.7.6.2.1, the printed board test specimen shall be inspected in accordance with 4.7.2.1 and shall meet the requirements of 3.1, 3.3, and 3.6.

3.7.6.2.2 <u>Convection air oven solder reflow thermal stress (for surface mount designs)</u>. After undergoing the test specified in 4.7.6.2.2, the printed board test specimen shall be inspected in accordance with 4.7.2.1 and shall meet the requirements of 3.1, 3.3, and 3.6.

3.7.6.3 <u>Thermal shock</u>. After undergoing the test specified in 4.7.6.3, the printed board test specimens shall meet the following requirements:

- a. Visual inspection: When inspected as specified in 4.7.1, there shall be no evidence of plating cracks, blistering, crazing, or delamination in excess of that allowed in 3.5.
- b. Resistance change: The change in resistance between the first high temperature cycle and the last high temperature cycle shall not be more than 10 percent.
- c. DPA by microsectioning: The printed board test specimen shall be vertically cross sectioned and inspected in accordance with 4.7.2.1 and the requirements specified in 3.1, 3.3, and 3.6 shall be met.

#### 3.7.6.4 Temperature cycling.

3.7.6.4.1 <u>Direct current induced</u>. After undergoing the test specified in 4.7.6.4.1, the printed board test specimens shall meet the following requirements: For capability verification inspection testing, the following conditions shall apply:

- a. Number of samples: Six.
- b. Test temperature: 150 degrees Celsius.
- c. Resistance change: Ten percent.
- d. Maximum number of cycles: 250 for each 24 hour period.
- e. Data collection frequency: Ten cycles.
- f. Cooling ratio: 0.66.
- g. Table selection: System.
- 3.8 Marking.

3.8.1 <u>Product identification and traceability</u>. Product identification and traceability marking shall be in accordance with MIL–PRF–31032.

3.8.2 <u>Marking legibility</u>. After any, or all tests, marking that is either etched, screened, or ink stamped shall comply with the class 3, acceptable conditions detailed in IPC-A-600.

3.9 <u>Workmanship</u>. Printed boards shall be processed in such a manner as to be uniform in quality and shall be free from defects that will affect life, serviceability, or appearance.

### 4. VERIFICATION

4.1 <u>Classification of inspections</u>. The inspection requirements specified herein are classified as follows:

- a. Qualification inspection (see 4.2).
- b. Conformance inspection (see 4.3 and tables I and II).
- c. Capability verification inspection (see 4.6).

4.1.1 <u>Sampling and inspection</u>. Sampling and inspection shall be in accordance with MIL-PRF-31032, and as specified herein.

4.1.2 <u>Standard test and inspection conditions</u>. Unless otherwise specified by the applicable test method or procedure, inspections and tests may be performed at ambient conditions.

4.2 <u>Qualification inspection</u>. Unless otherwise specified by the TRB approved qualification test plan, qualification inspection shall be in accordance with MIL-PRF-31032 and as specified herein.

4.2.1 <u>Qualification test vehicles</u>. The qualification test vehicle(s) to be subjected to qualification inspection shall be in accordance with the TRB approved qualification test plan and the applicable qualification test vehicle specification(s).

4.2.1.1 <u>Sample</u>. The number of qualification test vehicle(s) to be subjected to qualification inspection shall be in accordance with TRB approved qualification test plan.

4.2.2 <u>Test routine</u>. The qualification test vehicle(s) shall be subjected to the inspections and tests specified in tables I and II in addition to thermal shock in accordance with 3.7.6.3 and 4.7.6.3.

4.2.3 <u>Qualification by similarity</u>. A production lot may be considered qualified by similarity if the dimensional parameters are within twenty-five percent of those currently qualified and the processing steps used are a set or subset of those processes used for a previous qualified technology. When producing printed board designs that exceed the currently qualified process limits, the TRB shall review and approve the final product.

4.3 <u>Conformance inspection</u>. Conformance inspection shall be in accordance with MIL–PRF–31032 and shall consist of lot conformance inspection (see 4.4) and periodic conformance inspection (see 4.5).

4.4 Lot conformance inspection. Lot conformance inspection shall be in accordance with MIL–PRF–31032 and table I herein. Panels and printed boards to be delivered in accordance with this specification shall have been subjected to and passed all applicable inspections and tests of table I prior to delivery of product. Lot conformance inspection testing by subgroup or within a subgroup may be performed in any sequence.

4.4.1 <u>Subgroup 1 inspections (panel acceptance)</u>. The panel acceptance test shall be in accordance with MIL-PRF-31032, and as specified in table I, subgroup 1.

4.4.1.1 <u>Sampling, type 3 designs</u>. A minimum of two test coupons (one A and one B test coupon) for each completed panel shall be subjected to the resistance to soldering heat test for type 3 designs. The two test coupons shall be taken from opposite corners of the panel. After the test, one of the test coupons shall be microsectioned in the panel's length (X direction) and the other shall be microsectioned along the panel's width (Y direction).

Inspection	Requirement paragraph	Method paragraph	Specimen to test <u>1</u> /				Sample plan 2/
mapeeuon			PWB	THM	SMT	MIX	Campic plan <u>z</u> i
Subgroup 1 (panel acceptance)							See 4.4.1.1 and
Solder float thermal stress	3.7.6.2.1	4.7.6.2.1		A and B	A and B	A and B	4.4.1.2
Subgroup 2 (100 percent)							
Continuity Isolation (circuit shorts)	3.7.5.1 3.7.5.2	4.7.5.1 4.7.5.1	x x				100 percent 100 percent
Subgroup 3a (Sample)							
External visual and dimensional acceptability <u>3</u> / <u>4</u> /	3.7.1	4.7.1	х				Plan BH
Subgroup 3b (Sample)							
Chemical: Ionic contamination <u>5</u> /	3.7.3.1.1	4.7.3.1	х				Plan BN or TN <u>6</u> /
Subgroup 3c (Sample)							
Physical: Adhesion, marking Adhesion, plating <u>8</u> / Adhesion, solder mask Bow and twist	3.7.4.1 3.7.4.2 3.7.4.3 3.7.4.4	4.7.4.1 4.7.4.2 4.7.4.3 4.7.4.4	X X X X	<u>7/</u> C G	<u>7/</u> C G <u>9</u> /	<u>7/</u> C G <u>9</u> /	Plan BH or TJ <u>6</u> / Plan BH or TJ <u>6</u> / Plan BH or TJ <u>6</u> / Plan BH
Solderability Hole Surface	3.7.4.6.1 3.7.4.6.2	4.7.4.6 4.7.4.6		S or A	C or M	S or A C or M	<u>10</u> / Plan TJ

#### TABLE I. Lot conformance inspection.

<u>1</u>/ Test coupons are in accordance with IPC-2221. PWB is a production board; THM is a through-hole mount test coupon; SMT is a surface mount-test coupon; MIX is for printed board designs containing both through-hole and surface mount components test coupon.

2/ See MIL-PRF-31032 for C = 0 sampling plans.

3/ Design (3.3), conductor spacing (3.5.2.4.1), conductor width (3.5.2.4.2), conductor imperfections (3.5.2.3) and workmanship (3.9) shall be inspected on both the internal layers containing conductors prior to lamination and the completed printed board.

4/ Surface imperfections (3.5.1.2) and subsurface imperfections (3.5.1.3) shall be inspected prior to solder mask application.

5/ Inspection shall be performed prior to solder mask application. Additional inspections on completed printed boards may be specified.

6/ Test coupon, production panel, or production printed board, manufacturer option.

7/ See 4.7.4.1 for test specimen description and quantity.

 $\frac{1}{8}$  All surface platings or coatings shall be inspected.

9/ The "T" test coupon shall be used when production printed boards have tented via holes.

10/ When using the "S" test coupon, the number of samples to be tested shall be based on a statistical sample of the inspection panels in the lot using plan TJ. When using the "A" test coupon, the number of samples to be tested shall be based on the same statistical sample as the "S" test coupon, but a multiple of 4 shall be applied to the resulting sample size. The "A" test coupons shall be selected in groups of 4, taken from the same inspection panel.

4.4.1.2 <u>Sampling, type 4 designs</u>. In addition to the sampling required in 4.4.1.1, type 4 printed boards shall have, for each additional copper plating process used, one additional resistance to soldering heat stressed coupon microsectioned for each panel. See 6.5 for additional guidance.

4.4.1.3 Percent defective allowable (PDA) limits. The PDA limits for panel acceptance shall be 32 percent.

4.4.1.4 <u>Failure mode observations</u>. If the results of DPA by microsectioning and evaluation of test specimens indicate a potential failure mode in the non-stressed printed board test specimens (i.e., propagation of subsurface imperfections, lifted lands within post-resistance to soldering heat acceptance criteria, or other indicators), additional cross sections and microsection examination of non-stressed test specimens shall be performed.

4.4.2 <u>Subgroup 2 inspections (100 percent inspections)</u>. The subgroup 2 inspections shall be in accordance with MIL-PRF-31032, and as specified in table I, subgroup 2.

4.4.2.1 PDA limits. The PDA limits for subgroup 2 inspections shall be 50 percent.

4.4.3 <u>Subgroup 3 inspections (sample)</u>. Panels and printed boards to be delivered in accordance with this specification shall have been subjected to and passed all the inspections of table I, subgroups 3a, 3b, and 3c.

4.4.3.1 <u>Sampling</u>. A sample of printed boards (or test coupons that represent the printed boards) shall be randomly selected from each inspection lot.

4.4.3.2 <u>PDA limits</u>. When 100 percent of a production lot is inspected, either in lieu of sampling or due to rejection of a sample inspection lot, the PDA limits for this 100 percent inspection shall be 50 percent.

4.5 <u>Periodic conformance inspection</u>. Periodic conformance inspection shall be in accordance with TRB approved periodic conformance inspection plan or table II herein.

Inspection	Requirement paragraph	Method paragraph	Frequency
Elongation <u>1</u> /	3.7.3.2.1	4.7.3.2	Monthly
Tensile strength <u>1</u> /	3.7.3.2.2	4.7.3.3	Monthly
Surface peel strength <u>2</u> /	3.7.4.7	4.7.4.7	Monthly
Rework simulation <u>3</u> /	3.7.4.5	4.7.4.5	Monthly
Moisture and insulation resistance <u>3</u> /	3.7.6.1	4.7.6.1	Monthly

TABLE II.	Periodic conformance inspection baseline test coverage.

1/ A minimum of ten test specimens (five lengthwise and five crosswise) shall be inspected.

2/ A minimum of eight test specimens (four each from two lots) shall be inspected.

3/ A minimum of two test specimens shall be inspected.

4.6 <u>Capability verification inspection</u>. Capability verification inspection shall be in accordance with the TRB approved capability verification inspection plan. The frequency of this verification shall be as a minimum every 2 years. Each base material type qualified shall be verified. The following tests and inspections should be considered when accomplishing capability verification inspection: Thermal shock (see 3.7.6.3 and 4.7.6.3), convection air oven solder reflow thermal stress (see 3.7.6.2.2 and 4.7.6.2.2) and direct current induced thermal cycling (see 3.7.6.4 and 4.7.6.4).

#### 4.7 Methods of inspection.

### 4.7.1 Acceptability verification.

4.7.1.1 <u>Visual inspection</u>. The visual features of the printed board specimen shall be inspected in accordance with test method number 2.1.8 of IPC–TM–650, except that the magnification shall be 1.75x (3 diopters), minimum. If confirmation of a suspect defect cannot be determined at 1.75x, it shall be verified at progressively higher magnifications, up to 30x.

4.7.1.2 <u>Dimensional inspection</u>. The dimensional features of the printed board test specimen shall be inspected using test method numbers 2.2.1 and 2.2.2 of IPC–TM–650, as applicable. Referee inspection needed to confirm a suspected defect of the printed board test specimen features shall be accomplished at a magnification of up to 30X, as applicable to confirm the suspected defect.

4.7.1.3 <u>Alternate plating and coating measurement techniques</u>. When a conductor surface finish plating or coating thickness is below 0.00125 mm (.00005 inch), the thickness measurements shall be performed in accordance with one of the following procedures:

- a. ASTM B567, measurement of thickness by the beta backscatter method.
- b. ASTM B568, measurement of thickness by X-ray spectrometry.

# 4.7.2 DPA by microsection evaluation.

4.7.2.1 <u>Microsection preparation</u>. Microsection preparation shall be accomplished by using methods in accordance with either test method numbers 2.1.1 or 2.1.1.2 of IPC–TM–650. Automatic microsectioning techniques may be used in lieu of IPC–TM–650 methods. The following details shall apply:

- a. Number of holes for each specimen. A minimum of at least three plated holes cross sectioned vertically shall be made for each test specimen required. Each side of the three plated holes shall be viewed independently. If more than three plated holes are in a row on a test specimen, as with the A/B coupon design, all plated holes in the row shall be evaluated.
- b. Accuracy. The plated holes to be evaluated on each test specimen shall be sectioned, ground, and polished to within ±10 percent of the center of the drilled diameter of the hole.
- c. Pre-microetch evaluations. The plated holes shall be evaluated for plating separations prior to microetching.
- d. When more than two test specimens are contained in a mount (coupon-stacking or gang mounting), the following shall apply:
  - (1) The test specimens shall not be in direct contact with any other specimen in the mount. The recommended minimum distance between test specimens in a mount is 0.025 mm (.010 inch).
  - (2) The traceability requirements of MIL-PRF-31032 shall apply.

4.7.2.2 <u>Microsection examination and inspection</u>. Microsection examination and inspection shall be accomplished in accordance with test method number 2.2.5 of IPC–TM–650 to evaluate characteristics such as dielectric spacing, etchback, plating thickness, foil thickness, and so forth, in plated holes. If more than three plated holes are in a row on a test specimen, all holes in the row shall be evaluated. The following details shall apply:

- Magnifications. The test specimens shall be inspected at the magnification specified in test method number 2.2.5 of IPC-TM-650. Referee inspections shall be accomplished at a magnification of 200 to 400X ±5 percent.
- Evaluations. The plated holes shall be evaluated for plating separations both prior to and after microetching. Pre– and post–microetching evaluations for the criteria of 3.1, 3.3, and 3.6 shall be accomplished at magnifications specified above.
- c. Measurements. Thickness measurements shall be averaged from at least three determinations for each side of the plated hole. Isolated thick or thin sections shall not be used for averaging; however, isolated areas of reduced copper thickness shall be measured and evaluated to the copper plating void rejection criteria specified in 3.6.4.1.1.

EXAMPLE: The copper plating thickness of the plated-through hole wall shall be determined from the average of three measurements, approximately equally spaced, taken on each side of the hole.

- d. Plating thicknesses below 0.00125 mm (.00005 inch) shall not be measured using metallographic techniques. Platings and coatings less than the metallographic limit shall be evaluated using the alternate measurement techniques of 4.7.1.3.
- 4.7.3 Chemical test methods.

4.7.3.1 <u>Ionic contamination</u>. The printed board specimen shall be inspected for ionic contamination in accordance with test method number 2.3.25 of IPC–TM–650.

4.7.3.2 Elongation of copper. The test for elongation of copper shall be performed in accordance with test method number 2.4.18.1 of IPC-TM-650. The travel speed of testing shall be 50.0 mm ±1.0 mm (1.97 ±.03 inches) for each minute.

4.7.3.3 <u>Tensile strength of copper</u>. The test for tensile strength of copper shall be performed in accordance with test method number 2.4.18.1 of IPC–TM–650 with the following exceptions:

- a. The travel speed of testing shall be 50.0 mm ±1.0 mm (1.97 ±.03 inches) for each minute.
- b. The mean average cross-sectional area shall be calculated using the following steps:
  - (1) Measure the thickness of specimens by use of an optimeter (an electrical-type measuring device) or vernier micrometer, provided that the thickness is measured to at least the nearest 2 percent.
  - (2) Measure and record the specimen width dimension to the nearest 0.025 mm (.001 inch).
  - (3) The mean average cross-sectional area is the result of the average thickness multiplied by the average width.

4.7.4 Physical test methods.

4.7.4.1 <u>Adhesion, marking</u>. Test specimens which represent all types of marking used on the lot (except etched marking) shall be subjected to the solderability test in 4.7.4.6. The side of the test specimen that is marked shall be placed against the solder. After the test, the test specimen shall be examined in accordance with 4.7.1 and the requirements of 3.7.4.1 shall be met.

4.7.4.2 <u>Adhesion, plating</u>. The test for plating adhesion shall be performed in accordance with test method number 2.4.1 of IPC–TM–650. If overhanging metal break off and adheres to the tape, it is evidence of outgrowth, overhang or slivers, but not of plating adhesion failure.

4.7.4.3 <u>Adhesion, solder mask</u>. The test for solder mask adhesion shall be performed in accordance with test method number 2.4.28.1 of IPC–TM–650.

4.7.4.4 <u>Bow and twist</u>. The tests for bow and twist shall be performed in accordance with test method number 2.4.22 of IPC-TM-650.

4.7.4.5 <u>Rework simulation</u>. The rework simulation test shall be performed in accordance with test method number 2.4.36 of IPC-TM-650. The following details shall apply:

- a. Unless otherwise specified, method A shall be used initially.
- b. For designs with an overall printed board thickness greater than 3.0 mm (.118 inches), one row of plated-through holes shall be used to assure that the pre-designated method to be used for the soldering and desoldering operation will produce satisfactory solder connections (the wire is wetted through the entire plated-through hole within the soldering time limits specified in the test method) for the printed wiring board test specimen design being tested.
- c. In case of an unsatisfactory solder connection (an insufficient solder connection is produced or the soldering time exceeds the limits specified in the test method), another plated-through hole on the row shall be soldered using the soldering temperature of the next higher method (e.g., method B if method A is insufficient, or method C if method B does not suffice) until a satisfactory solder connection is made. If the temperatures of method C still yields unsatisfactory solder connections, consult the qualifying activity for additional guidance before proceeding further with the testing.
- d. Once a method that produces satisfactory solder connections has been determined, the soldering and desoldering operation shall proceed using a different row of plated-through holes which will be evaluated to the acceptance criteria of 3.7.4.5 herein. The final test method selected shall be noted in the test report.

4.7.4.6 <u>Solderability</u>. The tests for hole or surface solderability shall be performed in accordance with J–STD–003. The default category of coating durability of J–STD–003 is category 2. When required by the procurement documentation, accelerated conditioning for coating durability shall be in accordance with J–STD–003.

4.7.4.7 <u>Surface peel strength (foil laminated printed boards)</u>. The peel strength shall be tested and inspected in accordance with condition A of test method number 2.4.8 of IPC–TM–650. Conditions B and C (after thermal stress condition and after exposure to processing chemicals tests) shall not be performed. Plated tin-lead, solder coating, or other plated metallic resist shall be chemically removed prior to test or shall be prevented from being deposited during manufacturing. The test specimen shall not be coated with any organic coating prior to testing. All peel strength readings obtained shall meet the minimum requirement. No individual value in the calculation of the average peel strength shall be less than 0.26 N/mm (1.5 pounds for each inch) the specified minimum value.

#### 4.7.5 <u>Electrical test methods</u>.

4.7.5.1 <u>Continuity and isolation, production screening</u>. Printed boards shall be electrical tested using either automatic or manual equipment capable of verifying the level C requirements of IPC–9252 for 100 percent continuity and isolation.

# 4.7.5.2 Continuity and isolation, qualification and periodic testing.

4.7.5.2.1 <u>Continuity</u>. A current shall be passed through each conductor or group of interconnected conductors by applying electrodes on the terminals at each end of the conductor or group of conductors. The current passed through the conductors shall not exceed those specified in the applicable design standard for the smallest conductor in the circuit.

4.7.5.2.2 <u>Isolation (circuit shorts)</u>. A test voltage shall be applied between all common portions of each conductor pattern and all adjacent common portions of each conductor pattern. The test voltage shall be applied between conductor patterns of each layer and the electrically isolated pattern of each adjacent layer. For manual testing, the test voltage shall be 200 volts minimum and shall be applied for a minimum of 5 seconds. When automated test equipment is used, the minimum applied test voltage shall be the maximum rated voltage specified. If the maximum rated voltage on the printed board is not specified, the test voltage shall be 40 volts minimum.

# 4.7.6 Environmental test methods.

4.7.6.1 <u>Moisture and insulation resistance</u>. The test for moisture and insulation resistance shall be performed in accordance with class 3 test conditions of test method number 2.6.3 of IPC–TM–650 using specimen preparation method A. The initial and final insulation resistance shall be greater than, or equal to, 500M ohm when measured at 500 volts (+10, -0 percent) dc.

#### 4.7.6.2 Resistance to soldering heat.

4.7.6.2.1 <u>Solder float thermal stress</u>. The test for solder float thermal stress shall be performed in accordance with condition A of appendix F of MIL-PRF-31032.

4.7.6.2.2 <u>Convection air oven solder reflow thermal stress</u>. The test for convection air oven solder reflow thermal stress shall be performed in accordance with condition D of appendix F of MIL–PRF–31032.

4.7.6.3 <u>Thermal shock</u>. The test for thermal shock shall be performed in accordance with test method number 2.6.7.2 of IPC-TM-650 except that the temperature extremes shall be -65 degrees Celsius and +125 degree Celsius for all base materials and the minimum dwell time at each temperature extreme shall be 15 minutes.

#### 4.7.6.4 Temperature cycling.

4.7.6.4.1 <u>DC current induced</u>. The test for DC current induced thermal cycling shall be performed in accordance with test method number 2.6.26 of IPC–TM–650.

#### 5. PACKAGING

5.1 <u>Packaging requirement</u>. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activities within the Military Service or Defense Agency, or within the Military Service's system commands. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD–ROM products, or by contacting the responsible packaging activity.

### 6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

6.1 <u>Notes</u>. The notes specified in MIL-PRF-31032 are applicable to this specification.

6.1.1 <u>Intended use</u>. This specification sheet was developed for the use of verifying the performance of rigid, woven E-glass reinforced, thermosetting resin base materials, multilayered (three or more conductor layers) printed boards with plated holes (with or without blind or buried vias), that will use soldering for component mounting. Printed boards of other base material types or construction styles can be tested or verified to the performance requirements contained in this document, however, the performance parameters of other MIL–PRF–31032 performance specifications sheets may be more appropriate.

- 6.2 <u>Acquisition requirements</u>. Acquisition documents should specify the following:
  - a. Title, number, revision letter, and date of this specification.
  - b. The specific issues of individual documents referenced (see section 2).
  - c. Title, number, and date of applicable printed board procurement documentation or drawing. Identification of the originating design activity and, if applicable, the Government approved deviation list for the printed board procurement documentation or drawing.
  - d. The complete product procurement documentation part or identifying number (see 3.1).
  - e. The printed wiring board type (type 3 or 4, see 1.2.1 and 3.1) and grade of wrap copper plating (A, B, or C, see 1.2.2 and 3.1).
  - f. Title, number, revision letter (with amendment number when applicable), and date of the applicable design standard with performance classification.
  - g. Requirements for delivery of one copy of the quality conformance inspection data pertinent to the product inspection lot to be supplied with each shipment by the QML manufacturer, if applicable.
  - h. Requirements for certificate of compliance, if applicable.
  - i. Requirements for notification of change of product or process to the contracting activity in addition to notification to the qualifying activity, if applicable.
  - j. Packaging required (see 5.1).
  - k. If special or additional identification marking is required (see 3.8).

6.2.1 <u>Optional acquisition data</u>. The following items are optional and are only applicable when specified in the printed board procurement documentation.

- a. If any special or additional cleanliness is required (see 3.7.3.1.2).
- The durability of coating rating (accelerated aging for solderability testing) if other than category 2 (see J-STD-003).
- c. Requirements for failure analysis, corrective action and reporting of results.
- d. Disposition of lot conformance inspection sample units.
- e. Surface (foil lamination) peel strength, if applicable (see 3.7.4.7).
- f. Any other special requirements.

6.3 <u>Qualification</u>. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List (QML–31032) whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from Defense Supply Center, Columbus, ATTN: DSCC/VQE, P.O. Box 3990, Columbus, OH 43218–3990 or e-mail 5998.Qualifications@dla.mil or at URL http://www.dscc.dla.mil/offices/sourcing\_and\_qualification/. An online listing of products qualified to this specification may be found in the Qualified Products Database (QPD) at https://assist.daps.dla.mil/.

6.4 <u>Replacement information</u>. This specification includes a majority of the performance requirements of previous revisions of MIL–P–55110 and MIL–PRF–55110 for type 3 printed wiring boards constructed using woven glass reinforced epoxy or polyimide resin base material (legacy types GB, GE, GF, GH, GM, and GI). Printed wiring boards conforming to this specification sheet would be comparable to printed wiring boards conforming to MIL–P–55110 or MIL–PRF–55110.

#### 6.5 Plated-through holes and vias (see 3.6).

6.5.1 <u>Plated-through holes</u>. Throughout this document the terms "plated-through hole" and "plated-through holes" is used to describe plated-through holes and all forms of blind vias, buried vias, and through vias.

6.5.2 <u>Blind, buried, and through vias</u>. This specification includes provisions for verifying the performance of type 4 rigid printed wiring boards containing blind vias, buried vias, controlled depth drilled vias, laser drilled vias, low aspect ratio blind vias, microvias, semi-blind vias, semi-buried vias, through vias, and trepanned vias.

6.6 <u>Tin finishes and whisker growth</u>. Use of tin plating or coating is prohibited (see 3.4.1). The use of alloys with tin content greater than 97 percent, by mass, may exhibit tin whisker growth problems after manufacture. Tin whiskers may occur anytime from a day to years after manufacture and can develop under typical operating conditions on products that use such materials. Conformal coatings applied over top of a whisker-prone surface will not prevent the formation of tin whiskers. Alloys of 3 percent lead, by mass, have shown to inhibit the growth of tin whiskers. For additional information on this matter, refer to ASTM B545 (Standard Specification for Electrodeposited Coating of Tin).

6.7 <u>Changes from previous issue</u>. Marginal notations are not used in this revision to identify changes with respect to the previous issue due to the extensiveness of the changes.






FIGURE 2. Round surface mount lands (BGA pads).









FIGURE 4. Solder mask tenting deviations.







FIGURE 5. Typical plated-through hole cross section after resistance to soldering heat or rework simulation.






FIGURE 7. Copper plating thickness.

MIL-PRF-31032/1C




FIGURE 8. Acceptable plated-through hole wrap plating (continuous hole-knee-surface copper plating).

MIL-PRF-31032/1C




FIGURE 9. Unacceptable plated-through hole wrap plating (continuous hole-knee-surface copper plating).




FIGURE 10. Acceptable copper to copper separation at external copper foil.




FIGURE 11. Acceptable via cap plating.




FIGURE 12. Unacceptable via cap plating.

Custodians: Army – CR Navy – EC Air Force – 85 DLA – CC Preparing activity: DLA – CC

(Project 5998-2010-011)

Review activities: Army – MI Navy – CG Air Force – 99

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at https://assist.daps.dla.mil/.